參數(shù)資料
型號(hào)： IBMN625804GT3B
廠(chǎng)商： IBM Microeletronics
英文描述： 256Mb Double Data Rate Synchronous DRAM(256M位雙數(shù)據(jù)速率同步動(dòng)態(tài)RAM)
中文描述： 256MB雙數(shù)據(jù)速率同步DRAM（256M位雙數(shù)據(jù)速率同步動(dòng)態(tài)RAM）的
文件頁(yè)數(shù)： 26/79頁(yè)
文件大小： 1328K
代理商： IBMN625804GT3B
IBMN625404GT3B
IBMN625804GT3B
256Mb Double Data Rate Synchronous DRAM
Preliminary
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 26 of 79
29L0011.E36997B
1/01
Data from any Read burst may be truncated with a Burst Terminate command, as shown in timing figure enti-
tled Terminating a Read Burst: CAS Latencies (Burst Length = 8)on page 27. The Burst Terminate latency is
equal to the read (CAS) latency, i.e. the Burst Terminate command should be issued x cycles after the Read
command, where x equals the number of desired data element pairs.
Data from any Read burst must be completed or truncated before a subsequent Write command can be
issued. If truncation is necessary, the Burst Terminate command must be used, as shown in timing figure
entitled Read to Write: CAS Latencies (Burst Length = 4 or 8) on page 28. The example is shown for
t
DQSS
(min). The t
DQSS
(max) case, not shown here, has a longer bus idle time. t
DQSS
(min) and t
DQSS
(max)
are defined in the section on Writes.
A Read burst may be followed by, or truncated with, a Precharge command to the same bank (provided that
Auto Precharge was not activated). The Precharge command should be issued x cycles after the Read com-
mand, where x equals the number of desired data element pairs (pairs are required by the 2n prefetch archi-
tecture). This is shown in timing figure Read to Precharge: CAS Latencies (Burst Length = 4 or 8)on page 29
for Read latencies of 2 and 2.5. Following the Precharge command, a subsequent command to the same
bank cannot be issued until t
RP
is met. Note that part of the row precharge time is hidden during the access of
the last data elements.
In the case of a Read being executed to completion, a Precharge command issued at the optimum time (as
described above) provides the same operation that would result from the same Read burst with Auto Pre-
charge enabled. The disadvantage of the Precharge command is that it requires that the command and
address busses be available at the appropriate time to issue the command. The advantage of the Precharge
command is that it can be used to truncate bursts.
相關(guān)PDF資料
PDF描述
ICM7321 SINGLE 12/10/8-BIT VOLTAGE-OUTPUT DACS
ICM7321M SINGLE 12/10/8-BIT VOLTAGE-OUTPUT DACS
ICM7321MG SINGLE 12/10/8-BIT VOLTAGE-OUTPUT DACS
ICM7321S SINGLE 12/10/8-BIT VOLTAGE-OUTPUT DACS
ICM7321SG SINGLE 12/10/8-BIT VOLTAGE-OUTPUT DACS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBMPPC403GAJC33C1 制造商:IBM 功能描述:
IBMPPC750CLGEQ4023 制造商:IBM 功能描述:MPU 750CL RISC 32BIT 90NM 400MHZ 1.15V/1.8V 278FCBGA - Trays
IBMPPC750CLGEQ5023 制造商:IBM Microelectronics 功能描述:MPU 750CL RISC 32BIT 90NM 500MHZ 1.15V/1.8V 278FCBGA - Trays
IBMPPC750CLGEQA033 制造商:IBM 功能描述:MPU 750CL RISC 32BIT 90NM 1GHZ 1.15V/1.8V 278FCBGA - Trays 制造商:IBM 功能描述:IBMIBMPPC750CLGEQA033 CPU PPC 750CL 1GHZ
IBN100 制造商:Hubbell Wiring Device-Kellems 功能描述:ICON, BLANK,BR,100PK
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*