- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362808 > IC42S16101-6TG 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | IC42S16101-6TG |
| 英文描述： | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| 中文描述： | 為512k × 16位× 2銀行（16兆）內(nèi)存 |
| 文件頁(yè)數(shù)： | 27/78頁(yè) |
| 文件大小： | 786K |
| 代理商： | IC42S16101-6TG |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)當(dāng)前第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)
IC42S16101
Integrated Circuit Solution Inc.
DR025-0F 01/17/2005
27
Interval Between Read Command
A new command can be executed while a read cycle is in
progress, i.e., before that cycle completes. When the
second read command is executed, after the
CAS
latency
has elapsed, data corresponding to the new read command
is output in place of the data due to the previous read
command.
CAS
latency = 2, burst length = 4
READ A0
READ B0
COMMAND
I/O
CLK
D
OUT
A0
D
OUT
B0
D
OUT
B1
D
OUT
B2
READ (CA=A, BANK 0) READ (CA=B, BANK 0)
t
CCD
D
OUT
B3
Interval Between Write Command
A new command can be executed while a write cycle is in
progress, i.e., before that cycle completes. At the point the
second write command is executed, data corresponding
to the new write command can be input in place of the data
for the previous write command.
CAS
latency = 2, burst length = 4
The interval between two read command (t
CCD
) must be at
least one clock cycle.
The selected bank must be set to the active state before
executing this command.
The interval between two write commands (t
CCD
) must be
at least one clock cycle.
The selected bank must be set to the active state before
executing this command.
WRITE A0
WRITE B0
COMMAND
I/O
CLK
D
IN
A0
D
IN
B0
D
IN
B1
D
IN
B2
D
IN
B3
WRITE (CA=A, BANK 0) WRITE (CA=B, BANK 0)
t
CCD
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IC42S16101-6TI | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16101-6TIG | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16101-7BG | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16101-7BIG | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16101-7T | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IC42S16101-6TI | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16101-6TIG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16101-7BG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16101-7BIG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16101-7T | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。