- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362808 > IC42S16101-7BG 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | IC42S16101-7BG |
| 英文描述： | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| 中文描述： | 為512k × 16位× 2銀行（16兆）內(nèi)存 |
| 文件頁(yè)數(shù)： | 25/78頁(yè) |
| 文件大?。?/td> | 786K |
| 代理商： | IC42S16101-7BG |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)當(dāng)前第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)
IC42S16101
Integrated Circuit Solution Inc.
DR025-0F 01/17/2005
25
Read With Auto-Precharge
The read with auto-precharge command first executes a
burst read operation and then puts the selected bank in the
precharged state automatically. After the precharge com-
pletes, the bank goes to the idle state. Thus this command
performs a read command and a precharge command in
a single operation.
During this operation, the delay period (t
PQL
) between the
last burst data output and the start of the precharge
operation differs depending on the
CAS
latency setting.
When the
CAS
latency setting is two, the precharge
operation starts on one clock cycle before the last burst
data is output (t
PQL
= –1). When the
CAS
latency setting is
CAS
Latency
t
PQL
3
2
–2
–1
COMMAND
I/O
CLK
t
RP
t
PQL
READA 0
ACT 0
PRECHARGE START
READ WITH AUTO-PRECHARGE
(BANK 0)
D
OUT
0
D
OUT
1
D
OUT
2
D
OUT
3
COMMAND
I/O
CLK
READA 0
ACT 0
t
RP
PRECHARGE START
READ WITH AUTO-PRECHARGE
(BANK 0)
t
PQL
D
OUT
0
D
OUT
1
D
OUT
2
D
OUT
3
CAS
latency = 3, burst length = 4
CAS
latency = 2, burst length = 4
three, the precharge operation starts on two clock cycles
before the last burst data is output (t
PQL
= –2). Therefore,
the selected bank can be made active after a delay of t
RP
from the start position of this precharge operation.
The selected bank must be set to the active state before
executing this command.
The auto-precharge function is invalid if the burst length is
set to full page.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IC42S16101-7BIG | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16101-7T | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16101-7TG | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16101-7TI | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16101-7TIG | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IC42S16101-7BIG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16101-7T | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16101-7TG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16101-7TI | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16101-7TIG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。