- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362808 > IC42S16101-7BIG 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM PDF資料下載
參數(shù)資料
| 型號： | IC42S16101-7BIG |
| 英文描述： | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| 中文描述： | 為512k × 16位× 2銀行（16兆）內存 |
| 文件頁數(shù)： | 25/78頁 |
| 文件大?。?/td> | 786K |
| 代理商： | IC42S16101-7BIG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
IC42S16101
Integrated Circuit Solution Inc.
DR025-0F 01/17/2005
25
Read With Auto-Precharge
The read with auto-precharge command first executes a
burst read operation and then puts the selected bank in the
precharged state automatically. After the precharge com-
pletes, the bank goes to the idle state. Thus this command
performs a read command and a precharge command in
a single operation.
During this operation, the delay period (t
PQL
) between the
last burst data output and the start of the precharge
operation differs depending on the
CAS
latency setting.
When the
CAS
latency setting is two, the precharge
operation starts on one clock cycle before the last burst
data is output (t
PQL
= –1). When the
CAS
latency setting is
CAS
Latency
t
PQL
3
2
–2
–1
COMMAND
I/O
CLK
t
RP
t
PQL
READA 0
ACT 0
PRECHARGE START
READ WITH AUTO-PRECHARGE
(BANK 0)
D
OUT
0
D
OUT
1
D
OUT
2
D
OUT
3
COMMAND
I/O
CLK
READA 0
ACT 0
t
RP
PRECHARGE START
READ WITH AUTO-PRECHARGE
(BANK 0)
t
PQL
D
OUT
0
D
OUT
1
D
OUT
2
D
OUT
3
CAS
latency = 3, burst length = 4
CAS
latency = 2, burst length = 4
three, the precharge operation starts on two clock cycles
before the last burst data is output (t
PQL
= –2). Therefore,
the selected bank can be made active after a delay of t
RP
from the start position of this precharge operation.
The selected bank must be set to the active state before
executing this command.
The auto-precharge function is invalid if the burst length is
set to full page.
相關PDF資料 |
PDF描述 |
|---|---|
| IC42S16101-7T | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16101-7TG | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16101-7TI | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16101-7TIG | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16102 | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IC42S16101-7T | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16101-7TG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16101-7TI | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16101-7TIG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16102 | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。