- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362808 > IC42S16102-5T 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM PDF資料下載
參數(shù)資料
| 型號： | IC42S16102-5T |
| 英文描述： | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| 中文描述： | 為512k × 16位× 2銀行（16兆）內存 |
| 文件頁數(shù)： | 26/78頁 |
| 文件大?。?/td> | 790K |
| 代理商： | IC42S16102-5T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
IC42S16102
26
Integrated Circuit Solution Inc.
DR042-0A 01/18/2005
Write With Auto-Precharge
The write with auto-precharge command first executes a
burst write operation and then puts the selected bank in the
precharged state automatically. After the precharge
completes the bank goes to the idle state. Thus this
command performs a write command and a precharge
command in a single operation.
During this operation, the delay period (t
DAL
) between the
last burst data input and the completion of the precharge
operation differs depending on the
CAS
latency setting.
The delay (t
DAL
) is t
RP
plus one CLK period. That is, the
precharge operation starts one clock period after the last
burst data input.
CAS
Latency
t
DAL
3
2
1CLK
+t
RP
1CLK
+t
RP
Therefore, the selected bank can be made active after a
delay of t
DAL
.
The selected bank must be set to the active state before
executing this command.
The auto-precharge function is invalid if the burst length is
set to full page.
READA 0
COMMAND
I/O
CLK
COMMAND
I/O
CLK
COMMAND
I/O
CLK
D
OUT
0
D
OUT
1
D
OUT
2
D
OUT
3
ACT 0
t
RP
PRECHARGE START
(t
PQL=0
)
READ WITH AUTO-PRECHARGE
(BANK 0)
READA 0
ACT 0
t
RP
t
RP
PRECHARGE START
READ WITH AUTO-PRECHARGE
(BANK 0)
t
PQL
t
PQL
READA 0
ACT 0
PRECHARGE START
READ WITH AUTO-PRECHARGE
(BANK 0)
D
OUT
0
D
OUT
1
D
OUT
2
D
OUT
3
D
OUT
0
D
OUT
1
D
OUT
2
D
OUT
3
CAS
latency = 2, burst length = 4
CAS
latency = 3, burst length = 4
相關PDF資料 |
PDF描述 |
|---|---|
| IC42S16102-5TG | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16102-5TI | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16102-5TIG | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16102-6BG | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16102-6BIG | 512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IC42S16102-5TG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16102-5TI | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16102-5TIG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16102-6BG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
| IC42S16102-6BIG | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:512K x 16 Bit x 2 Banks (16-MBIT) SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。