
IDD Max Specifications and Conditions
(0°C < TA < 70°C, VDDQ=2.5V+ 0.2V, VDD=2.5 +0.2V, for DDR400 device VDDQ=2.6V+ 0.1V, VDD=2.6 +0.1V
Symbol
-5
-6
-7
Unit
Operating current - One bank Active-Precharge;
tRC=tRCmin;tCK=133Mhz for
DDR266, 166Mhz for DDR333; DQ,DM and DQS inputs chang-ing twice per clock
cycle; address and control inputs changing once per clock cycle
IDD0
120
110
100
mA
Operating current - One bank operation;
One bank open, BL=4
IDD1
160
140
120
mA
Percharge power-down standby current; All banks idle;
power - down mode; CKE
=< VIL(max); tCK=133Mhz for DDR266; Vin = Vref for DQ,DQS and DM
IDD2P
30
25
20
mA
Precharge Floating standby current;
CS# > =VIH(min);All banks idle; CKE > =
VIH(min); tCK=133Mhz for DDR266; Address and other control inputs changing once
per clock cycle; Vin = Vref for DQ,DQS and DM
IDD2F
52
45
38
mA
Precharge Quiet standby current;
CS# > = VIH(min); All banks idle; CKE > =
VIH(min); tCK =133Mhz for DDR266; Address and other control inputs stable with
keeping >= VIH(min) or =<VIL(max); Vin = Vref for DQ ,DQS and DM
IDD2Q
50
44
37
mA
Active power - down standby current;
one bank active; power-down mode; CKE=<
VIL (max); tCK =133Mhz for DDR266, 166MHZ for DDR333; Vin = Vref for DQ,DQS
and DM
IDD3P
30
25
20
mA
Active standby current;
CS# >= VIH(min); CKE>=VIH(min); one bank active; active -
precharge; tRC=tRASmax; tCK =133Mhz for DDR266, 166Mhz for DDR333; DQ, DQS
and DM inputs changing twice per clock cycle; address and other control inputs
changing once per clock cycle
IDD3N
90
80
70
mA
Operating current - burst read;
Burst length = 2; reads; continguous burst; One bank
active; address and control inputs changing once per clock cycle; CL=2 at tCK =
133Mhz for DDR266, CL=2.5 at tCK=166Mhz for DDR333; 50% of data changing at
every burst; lout = 0 m A
IDD4R
270
230
190
mA
Operating current - burst write;
Burst length = 2; writes; continuous burst; One bank
active address and control inputs changing once per clock cycle; CL=2 at tCK =
133Mhz for DDR266 ; DQ, DM and DQS inputs changing twice per clock cycle, 50% of
input data changing at every burst
IDD4W
250
210
170
mA
Auto refresh current;
tRC = tRFC(min) - 10*tCK for DDR266 at 133Mhz, 12*tCK for
DDR333; distributed refresh
IDD5
210
200
190
mA
Self refresh current;
CKE =< 0.2V; External clock should be on; tCK =133Mhz for
DDR266, 166Mhz for DDR333.
IDD6
(nomal)
3
3
3
mA
Self refresh current;
(Low Power)
(L)
1.8
1.8
1.8
mA
Operating current - Four bank operation;
Four bank interleaving with BL=4
IDD7
400
350
300
mA
Conditions
Version
IC4
3R16160
Integrated Circuit Solution Inc.
DDR001-0B
1
1
/
10
/
2004
31