參數(shù)資料
型號: IC43R16160-7TG
英文描述: 4M x 16 Bit x 4 Banks (256-MBIT) DDR SDRAM
中文描述: 4米× 16位× 4個銀行(256兆)DDR SDRAM內(nèi)存
文件頁數(shù): 9/56頁
文件大?。?/td> 1271K
代理商: IC43R16160-7TG
Output Data (DQ) and Data Strobe (DQS) Timing Relative to the Clock (CK)
During Read Cycles
The minimum time during which the output data (DQ) is valid is critical for the receiving device (i.e., a mem-
ory controller device). This also applies to the data strobe during the read cycle since it is tightly coupled to
the output data. The minimum data output valid time (t
DV
) and minimum data strobe valid time (t
DQSV
) are de-
rived from the minimum clock high/low time minus a margin for variation in data access and hold time due to
DLL jitter and power supply noise.
(CAS Latency = 2.5; Burst Length = 4)
T0
T1
T2
T3
T4
NOP
NOP
NOP
D
0
CK, CK
Command
DQS
DQ
D
2
t
DQSCK
(max)
t
DQSCK
(min)
D
1
t
AC
(min)
t
AC
(max)
D
3
READ
NOP
IC4
3R16160
Integrated Circuit Solution Inc.
DDR001-0B
1
1
/
10
/
2004
9
相關(guān)PDF資料
PDF描述
ICS570 Multiplier and Zero Delay Buffer
ICS671M-01 Zero Delay, Low Skew Buffer and Multipler
ICS671M-01T Zero Delay, Low Skew Buffer and Multipler
ICS671-01 Zero Delay, Low Skew Buffer and Multipler
ICS8737-11 LOW SKEW ±1/±2 DIFFERENTIAL-TO- 3.3V LVPECL CLOCK GENERATOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IC43R16160E-5TL 制造商:Integrated Silicon Solution Inc 功能描述:256M, 2.5V, DDR, 16MX16, 200MHZ, 66 PIN
IC43R32400 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 32 Bit x 4 Banks (128-MBIT) DDR SDRAM
IC43R32400-4B 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 32 Bit x 4 Banks (128-MBIT) DDR SDRAM
IC43R32400-4BG 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 32 Bit x 4 Banks (128-MBIT) DDR SDRAM
IC43R32400-5B 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:1M x 32 Bit x 4 Banks (128-MBIT) DDR SDRAM