- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362808 > ICS671-01 Zero Delay, Low Skew Buffer and Multipler PDF資料下載
參數(shù)資料
| 型號(hào)： | ICS671-01 |
| 英文描述： | Zero Delay, Low Skew Buffer and Multipler |
| 中文描述： | 零延遲，低偏移緩沖區(qū)及乘數(shù) |
| 文件頁(yè)數(shù)： | 3/4頁(yè) |
| 文件大小： | 42K |
| 代理商： | ICS671-01 |
ICS671-01
Zero Delay, Low Skew Buffer and Multipler
MDS 671-01 B
Integrated Circuit Systems, Inc. 525 Race Street San Jose CA95126 (408) 295-9800 tel www.icst.com
3
Revision 051700
Printed 11/15/00
Parameter
ABSOLUTE MAXIMUM RATINGS (note 1)
Supply voltage, VDD
Inputs and Clock Outputs
Electrostatic Discharge
Ambient Operating Temperature
Soldering Temperature
Junction temperature
Storage temperature
DC CHARACTERISTICS (VDD = 3.3 V unless specified otherwise)
Operating Voltage, VDD
Input High Voltage, VIH, CLKIN pin only
Input Low Voltage, VIL, CLKIN pin only
Input High Voltage, VIH
Input Low Voltage, VIL
Output High Voltage, VOH
Output Low Voltage, VOL
Output High Voltage, VOH, CMOS level
Operating Suppl Current, IDD (Note 2)
Operating Suppl Current, IDD (Note 3)
Short Circuit Current
Input Capacitance
AC CHARACTERISTICS (VDD = 3.3 V unless specified otherwise)
Input Clock Frequency
Output Clock Frequency
Output Clock Rise Time, CL=30pF
Output Clock Fall Time, CL=30pF
Output Clock Duty Cycle, VDD=3.3V
Device to Device Skew, equally loaded
Output to Output Skew, equally loaded
Input to Output Skew, FBIN to CLK8
Maximum Absolute Jitter
Cycle to Cycle Jitter, 30pF loads
Notes:
1. Stresses beyond those listed under Absolute Maximum Ratings could cause permanent damage to the device. Prolonged
exposure to levels above the operating limits but below the Absolute Maximums may affect device reliability.
2. With CLKIN = 20 MHz, FBIN to CLK8, all outputs at 40 MHz.
3. With CLKIN = 80 MHz, FBIN to CLK8, all outputs at 160 MHz.
Conditions
Minimum
Typical
Maximum
Units
Referenced to GND
Referenced to GND
MIL-STD-883
-0.5
-0.5
2000
0
7
V
V
V
°C
°C
°C
°C
VDD+0.5
70
260
150
150
Max of 10 seconds
-65
3.13
5.50
V
V
V
V
V
V
V
V
VDD/2+1
VDD/2
VDD/2
VDD/2-1
IOH=-25mA
IOL=25mA
IOH=-8mA
No Load, S1=1, S0=0
No Load, S1=1, S0=0
Each output
S0, S1, FBIN
2
0.8
2.4
0.4
VDD-0.4
25
74
±50
7
mA
mA
mA
pF
See table on page 2
See table on page 2
0.8 to 2.0V
2.0 to 0.8V
At VDD/2
rising edges at VDD/2
rising edges at VDD/2
rising edges at VDD/2
5
5
80
160
1.5
1.5
60
700
250
±350
500
MH z
MH z
ns
ns
%
ps
ps
ps
ps
ps
40
50
300
Electrical Specifications
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS8737-11 | LOW SKEW ±1/±2 DIFFERENTIAL-TO- 3.3V LVPECL CLOCK GENERATOR |
| ICS8737AG-11 | LOW SKEW ±1/±2 DIFFERENTIAL-TO- 3.3V LVPECL CLOCK GENERATOR |
| ICS8737AG-11T | LOW SKEW ±1/±2 DIFFERENTIAL-TO- 3.3V LVPECL CLOCK GENERATOR |
| ICS87972DYI | LOW SKEW, 1-TO-12 LVCMOS CLOCK MULTIPLIER/ZERO DELAY BUFFER |
| ICS87972DYIT | LOW SKEW, 1-TO-12 LVCMOS CLOCK MULTIPLIER/ZERO DELAY BUFFER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS671-03 | 制造商:ICS 制造商全稱:ICS 功能描述:3.3 Volt Zero Delay, Low Skew Buffer |
| ICS671-06 | 制造商:ICS 制造商全稱:ICS 功能描述:3.3 VOLT ZERO DELAY, LOW SKEW BUFFER |
| ICS671-15 | 制造商:ICS 制造商全稱:ICS 功能描述:ZERO DELAY, LOW SKEW BUFFER |
| ICS671G-15 | 功能描述:IC BUFFER ZD LOW SKEW 24-TSSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時(shí)鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
| ICS671G-15T | 功能描述:IC BUFFER ZD LOW SKEW 24-TSSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無(wú) 頻率 - 最大:240MHz 除法器/乘法器:是/無(wú) 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP（7x7） 包裝:帶卷 (TR) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。