- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379209 > IDT5T2110BBI (INTEGRATED DEVICE TECHNOLOGY INC) 2.5V ZERO DELAY PLL DIFFERENTIAL CLOCK DRIVER TERACLOCK PDF資料下載
參數(shù)資料
| 型號： | IDT5T2110BBI |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 2.5V ZERO DELAY PLL DIFFERENTIAL CLOCK DRIVER TERACLOCK |
| 中文描述： | 5T SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA144 |
| 封裝： | PLASTIC, BGA-144 |
| 文件頁數(shù)： | 12/23頁 |
| 文件大小： | 162K |
| 代理商： | IDT5T2110BBI |
12
INDUSTRIAL TEMPERATURE RANGE
IDT5T2110
2.5V ZERO DELAY PLL DIFFERENTIAL CLOCK DRIVER TERACLOCK
DIFFERENT IAL INPUT AC T ES T CONDIT IONS FOR LV EPECL
Symbol
Parameter
V
DIF
Input Signal Swing
(1)
V
X
Differential Input Signal Crossing Point
(2)
V
THI
Input Timng Measurement Reference Level
(3)
t
R
, t
F
Input Signal Edge Rate
(4)
NOTES:
1. The 732mV peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the V
DIF
(AC)
specification under actual use conditions.
2. A 1082mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the V
X
specification
under actual use conditions.
3. In all cases, input waveformtimng is marked at the differential cross-point of the input signals.
4. The input signal edge rate of 1V/ns or greater is to be maintained in the 20% to 80% range of the input waveform
Value
732
1082
Units
mV
mV
V
V/ns
Crossing Point
1
DC ELECTRICAL CHARACTERISTICS OV ER OPERATING RANGE FOR 2.5V
LVTTL
(1)
Symbol
Parameter
Test Conditions
Input Characteristics
I
IH
Input HIGH Current
V
DD
= 2.7V
I
IL
Input LOW Current
V
DD
= 2.7V
V
IK
Clamp Diode Voltage
V
DD
= 2.3V, I
IN
= -18mA
V
IN
DC Input Voltage
Single-Ended Inputs
(2)
V
IH
DC Input HIGH
V
IL
DC Input LOW
Differential Inputs
V
DIF
DC Differential Voltage
(3,9)
V
CM
DC Common Mode Input Voltage
(4,9)
V
IH
DC Input HIGH
(5,6,9)
V
IL
DC Input LOW
(5,7,9)
V
REF
Single-Ended Reference Voltage
(5,9)
Output Characteristics
V
OH
Output HIGH Voltage
I
OH
= -12mA
I
OH
= -100
μ
A
V
OL
Output LOW Voltage
I
OL
= 12mA
I
OL
= 100
μ
A
Min.
Typ.
(8)
Max
Unit
V
I
= V
DDQ
/GND
V
I
= GND/V
DDQ
—
—
—
- 0.3
—
—
- 0.7
±5
±5
- 1.2
+3.6
μ
A
V
V
1.7
—
—
0.7
V
V
0.2
1150
—
1350
—
V
1250
mV
mV
mV
mV
V
REF
+ 100
—
—
V
REF
- 100
—
1250
V
DDQ
- 0.4
V
DDQ
- 0.1
—
—
—
—
0.4
0.1
V
V
V
V
NOTES:
1. See RECOMMENDED OPERATING RANGE table.
2. For 2.5V LVTTL single-ended operation, the RxS pin is tied HIGH and
REF
[1:0]
/V
REF
[1:0]
is left floating. If TxS is HIGH,
FB
/V
REF
2
should be left floating.
3. V
DIF
specifies the mnimuminput differential voltage (V
TR
- V
CP
) required for switching where V
TR
is the "true" input level and V
CP
is the "complement" input level. Differential mode
only. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching
to a new state.
4. V
CM
specifies the maximumallowable range of (V
TR
+ V
CP
) /2. Differential mode only.
5. For single-ended operation, in differential mode,
REF
[1:0]
/V
REF
[1:0]
is tied to the DC voltage V
REF
[1:0]
.
6. Voltage required to maintain a logic HIGH, single-ended operation in differential mode.
7. Voltage required to maintain a logic LOW, single-ended operation in differential mode.
8. Typical values are at V
DD
= 2.5V, V
DDQ
= V
DD
, +25°C ambient.
9. The reference clock input is capable of HSTL, eHSTL, LVEPECL, 1.8V or 2.5V LVTTL operation independent of the device output. (See Input/Output Selection table.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT5T2110NLI | 2.5V ZERO DELAY PLL DIFFERENTIAL CLOCK DRIVER TERACLOCK |
| IDT5T905 | 2.5V SINGLE DATA RATE 1:5 CLOCK BUFFER TERABUFFER |
| IDT5T905PGI | 2.5V SINGLE DATA RATE 1:5 CLOCK BUFFER TERABUFFER |
| IDT5T907 | 2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER |
| IDT5T907PAI | 2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT5T2110NLGI | 功能描述:IC CLK DRIVER PLL DIFF 68-VFQFPN RoHS:是 類別:集成電路 (IC) >> 時鐘/計(jì)時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:TeraClock™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
| IDT5T2110NLGI8 | 功能描述:IC CLK DRIVER PLL DIFF 68-VFQFPN RoHS:是 類別:集成電路 (IC) >> 時鐘/計(jì)時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:TeraClock™ 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
| IDT5T30553DCG | 功能描述:IC CLOCK BUFFER 1:4 200MHZ 8SOIC RoHS:是 類別:集成電路 (IC) >> 時鐘/計(jì)時 - 時鐘緩沖器，驅(qū)動器 系列:- 產(chǎn)品培訓(xùn)模塊:High Bandwidth Product Overview 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:扇出緩沖器（分配） 電路數(shù):1 比率 - 輸入:輸出:1:4 差分 - 輸入:輸出:是/是 輸入:CML，LVDS，LVPECL 輸出:CML 頻率 - 最大:2.5GHz 電源電壓:2.375 V ~ 2.625 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) |
| IDT5T30553DCG8 | 制造商:Integrated Device Technology Inc 功能描述:IC CLK BUFFER 1:4 200MHZ 8SOIC 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK BUFFER 1 TO 4 8SOIC |
| IDT5T30553DCGI | 功能描述:IC CLOCK BUFFER 1:4 200MHZ 8SOIC RoHS:是 類別:集成電路 (IC) >> 時鐘/計(jì)時 - 時鐘緩沖器，驅(qū)動器 系列:- 產(chǎn)品培訓(xùn)模塊:High Bandwidth Product Overview 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:扇出緩沖器（分配） 電路數(shù):1 比率 - 輸入:輸出:1:4 差分 - 輸入:輸出:是/是 輸入:CML，LVDS，LVPECL 輸出:CML 頻率 - 最大:2.5GHz 電源電壓:2.375 V ~ 2.625 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。