- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379209 > IDT5T2110NLI (INTEGRATED DEVICE TECHNOLOGY INC) 2.5V ZERO DELAY PLL DIFFERENTIAL CLOCK DRIVER TERACLOCK PDF資料下載
參數(shù)資料
| 型號： | IDT5T2110NLI |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 2.5V ZERO DELAY PLL DIFFERENTIAL CLOCK DRIVER TERACLOCK |
| 中文描述： | 5T SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC68 |
| 封裝： | PLASTIC, VFQFP-68 |
| 文件頁數(shù)： | 5/23頁 |
| 文件大?。?/td> | 162K |
| 代理商： | IDT5T2110NLI |
5
INDUSTRIAL TEMPERATURE RANGE
IDT5T2110
2.5V ZERO DELAY PLL DIFFERENTIAL CLOCK DRIVER TERACLOCK
PIN DESCRIPTION, CONTINUED
Symbol
I/O
Type
REF_SEL
I
LVTTL
(1)
nsOE
I
LVTTL
(1)
Description
Reference clock select. When LOW, selects REF
0
and
REF
0
/V
REF
0.
When HIGH, selects REF
1
and
REF
1
/V
REF
1.
Synchronous output enable. When
nsOE
is HIGH, nQ and
nQ
are synchronously stopped. OMODE selects whether the outputs are
gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determnes the level at which the outputs stop. When PE is LOW/HIGH,
the nQ is stopped in a HIGH/LOW state, while the
nQ
is stopped at a LOW/HIGH state. When OMODE is LOW, the outputs are tri-
stated. Set
nsOE
LOW for normal operation.
Feedback clock output
Complementary feedback clock output
Clock outputs
Complementary clock outputs
Selects single-ended 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) REF clock input or differential (LOW) REF clock input
Sets the drive strength of the output drivers and feedback inputs to be 2.5V LVTTL (HIGH), 1.8V LVTTL (MID) or eHSTL/HSTL (LOW)
compatible. Used in conjuction with V
DDQ
to set the interface levels.
Selectable positive or negative edge control. When LOW/HIGH the outputs are synchronized with the negative/positive edge of the reference
clock (has internal pull-up).
Function select inputs for divide-by-2, divide-by-4, zero delay, or invert on each bank. (See Control Summary table.)
Function select inputs for divide-by-2, divide-by-4, zero delay, or invert on the feedback bank (See Control Summary table)
Selects appropriate oscillator circuit based on anticipated frequency range (See VCO Frequency Range Select table)
3-level inputs for feedback input divider selection (See Divide Selection table)
PLL enable/disable control. Set LOW for normal operation. When
PLL_EN
is HIGH, the PLL is disabled and REF
[1:0]
goes to all outputs.
Power down control. When
PD
is LOW, the inputs are disabled and internal switching is stopped. OMODE selects whether the outputs
are gated LOW/HIGH or tri-stated. When OMODE is HIGH, PE determnes the level at which the outputs stop. When PE is LOW/
HIGH, the nQ and QFB are stopped in a HIGH/LOW state, while the
nQ
and
QFB
are stopped in a LOW/HIGH state. When OMODE
is LOW, the outputs are tri-stated. Set
PD
HIGH for normal operation.
PLL lock indication signal. HIGH indicates lock. LOW indicates that the PLL is not locked and outputs may not be synchronized to the
inputs. The output will be 2.5V LVTTL.
Output disable control. Determnes the outputs' disable state. Used in conjunction with
nsOE
and
PD
. (See Output Enable/Disable and
Powerdown tables.)
Power supply for output buffers. When using 2.5V LVTTL, V
DDQ
should be connected to V
DD.
Power supply for phase locked loop, lock output, inputs, and other internal circuitry
Ground
QFB
QFB
nQ
nQ
RxS
TxS
O
O
O
O
I
I
Adjustable
(2)
Adjustable
(2)
Adjustable
(2)
Adjustable
(2)
3-Level
(3)
3-Level
(3)
PE
I
LVTTL
(1)
nF
[2:1]
FBF
[2:1]
FS
DS
[1:0]
PLL_EN
PD
I
I
I
I
I
I
LVTTL
(1)
LVTTL
(1)
LVTTL
(1)
3-Level
(3)
LVTTL
(1)
LVTTL
(1)
LOCK
O
LVTTL
OMODE
I
LVTTL
(1)
V
DDQ
V
DD
GND
PWR
PWR
PWR
VCO FREQUENCY RANGE SELECT
FS
(1)
Min.
LOW
50
HIGH
100
Max.
125
250
Unit
MHz
MHz
NOTE:
1. PE determnes the level at which the outputs stop. When PE is LOW/HIGH, the nQ
is stopped in a HIGH/LOW state while the
nQ
is stopped at a LOW/HIGH state.
OUTPUT ENABLE/DISABLE
nsOE
L
H
H
OMODE
X
L
H
Output
Normal Operation
Tri-State
Gated
(1)
NOTE:
1. PE determnes the level at which the outputs stop. When PE is LOW/HIGH, the nQ
and QFB are stopped in a HIGH/LOW state, while the
nQ
and
QFB
are stopped in a
LOW/HIGH state.
POWERDOWN
PD
H
L
L
OMODE
X
L
H
Output
Normal Operation
Tri-State
Gated
(1)
NOTE:
1. The level to be set on FS is determned by the nomnal operating frequency of the
VCO. The VCO frequency (F
NOM
) always appears at nQ and
nQ
outputs when they
are operated in their undivided modes. The frequency appearing at the REF
[1:0]
and
REF
[1:0]
/V
REF
[1:0]
and FB and
FB
/V
REF
2 inputs will be F
NOM
when the QFB and
QFB
are undivided and DS
[1:0]
= MM. The frequency of REF
[1:0]
and
REF
[1:0]
/V
REF
[1:0]
and FB and
FB
/V
REF
2 inputs will be F
NOM
/2 or F
NOM
/4 when the part is configured for
frequency multiplication by using a divided QFB and
QFB
and setting DS
[1:0]
= MM
Using the DS
[1:0]
inputs allows a different method for frequency multiplication (see
Divide Selection table).
NOTES:
1. Pins listed as LVTTL inputs will accept 2.5V signals under all conditions. If the output is operating at 1.8V or 1.5V, the LVTTL inputs will accept 1.8V LVTTL signals as well.
2. Outputs are user selectable to drive 2.5V, 1.8V LVTTL, eHSTL, or HSTL interface levels when used with the appropriate V
DDQ
voltage.
3. 3-level inputs are static inputs and must be tied to V
DD
or GND or left floating. These inputs are not hot-insertable or over voltage tolerant.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT5T905 | 2.5V SINGLE DATA RATE 1:5 CLOCK BUFFER TERABUFFER |
| IDT5T905PGI | 2.5V SINGLE DATA RATE 1:5 CLOCK BUFFER TERABUFFER |
| IDT5T907 | 2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER |
| IDT5T907PAI | 2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER |
| IDT5T929 | PRECISION CLOCK GENERATOR OC-48 APPLICATIONS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT5T30553DCG | 功能描述:IC CLOCK BUFFER 1:4 200MHZ 8SOIC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘緩沖器，驅(qū)動器 系列:- 產(chǎn)品培訓模塊:High Bandwidth Product Overview 標準包裝:1,000 系列:Precision Edge® 類型:扇出緩沖器（分配） 電路數(shù):1 比率 - 輸入:輸出:1:4 差分 - 輸入:輸出:是/是 輸入:CML，LVDS，LVPECL 輸出:CML 頻率 - 最大:2.5GHz 電源電壓:2.375 V ~ 2.625 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) |
| IDT5T30553DCG8 | 制造商:Integrated Device Technology Inc 功能描述:IC CLK BUFFER 1:4 200MHZ 8SOIC 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK BUFFER 1 TO 4 8SOIC |
| IDT5T30553DCGI | 功能描述:IC CLOCK BUFFER 1:4 200MHZ 8SOIC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘緩沖器，驅(qū)動器 系列:- 產(chǎn)品培訓模塊:High Bandwidth Product Overview 標準包裝:1,000 系列:Precision Edge® 類型:扇出緩沖器（分配） 電路數(shù):1 比率 - 輸入:輸出:1:4 差分 - 輸入:輸出:是/是 輸入:CML，LVDS，LVPECL 輸出:CML 頻率 - 最大:2.5GHz 電源電壓:2.375 V ~ 2.625 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) |
| IDT5T30553DCGI8 | 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK BUFFER 1 TO 4 8SOIC 制造商:Integrated Device Technology Inc 功能描述:IC CLK BUFFER 1:4 200MHZ 8SOIC |
| IDT5T9010BBGI | 功能描述:IC CLK DVR PLL PROGR 144-BGA RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:TeraClock™ 標準包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
發(fā)布緊急采購，3分鐘左右您將得到回復。