參數(shù)資料
型號(hào): IDT5T9050PGGI8
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時(shí)鐘及定時(shí)
英文描述: LOW SKEW CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28
封裝: TSSOP-28
文件頁數(shù): 2/7頁
文件大?。?/td> 52K
代理商: IDT5T9050PGGI8
INDUSTRIALTEMPERATURERANGE
2
IDT5T9050
2.5VSINGLEDATARATE1:5CLOCKBUFFERTERABUFFERJR.
TSSOP
TOP VIEW
PIN CONFIGURATION
GL
GN D
V DD
GN D
G
V DD
Q1
Q 2
Q5
GN D
Q 3
A
Q4
V DD
GN D
V DD
NC
19
15
16
17
18
20
21
22
23
24
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
Symbol
Description
Max
Unit
VDD
Power Supply Voltage
–0.5 to +3.6
V
VI
Input Voltage
–0.5 to +3.6
V
VO
Output Voltage
–0.5 to VDD +0.5
V
TSTG
Storage Temperature
–65 to +165
°C
TJ
Junction Temperature
150
°C
ABSOLUTE MAXIMUM RATINGS(1)
NOTE:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
Symbol
Parameter
Min
Typ.
Max.
Unit
CIN
Input Capacitance
6
pF
CAPACITANCE(1) (TA = +25°C, F = 1.0MHz)
NOTE:
1. This parameter is measured at characterization but not tested.
Symbol
Description
Min.
Typ.
Max.
Unit
TA
AmbientOperatingTemperature
–40
+25
+85
°C
VDD
InternalPowerSupplyVoltage
2.3
2.5
2.7
V
RECOMMENDED OPERATING RANGE
PIN DESCRIPTION
Symbol
I/O
Type
Description
A
I
LVTTL
Clockinput
G
I
LVTTL
Gate control for Qn outputs. When G is LOW, these outputs are enabled. When G is HIGH, these outputs are asynchronously
disabled to the level designated by GL(1).
GL
I
LVTTL
Specifies output disable level. If HIGH, the outputs disable HIGH. If LOW, the outputs disable LOW.
Qn
O
LVTTL
Clockoutputs
VDD
PWR
Power supply for the device core, inputs, and outputs
GND
PWR
Power supply return for power
NOTE:
1. Because the gate controls are asynchronous, runt pulses are possible. It is the user's responsibility to either time the gate control signals to minimize the possibility of runt
pulses or be able to tolerate them in down stream circuitry.
相關(guān)PDF資料
PDF描述
IDT5T9950PFG PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
IDT5T9950APFG PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32
IDT7317L55G 16-BIT, DSP-MULTIPLIER, CPGA84
IDT73200L15P 16-BIT, DSP-PIPELINE REGISTER, PDIP48
IDT7384L55J 73 SERIES, 16-BIT ARITHMETIC LOGIC UNIT, PQCC84
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT5T9050PGI 功能描述:IC CLK BUFF 1:5 200MHZ 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器,驅(qū)動(dòng)器 系列:- 標(biāo)準(zhǔn)包裝:74 系列:- 類型:扇出緩沖器(分配) 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL,LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:管件
IDT5T90533PGGI 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK BUFFER SDR 1:5 28TSSOP
IDT5T90533PGGI8 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK BUFFER SDR 1:5 28TSSOP 制造商:Integrated Device Technology Inc 功能描述:IC CLK BUFFER 1:5 250MHZ 28TSSOP
IDT5T905PGGI 功能描述:IC CLK BUFF 1:5 250MHZ 28-TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器,驅(qū)動(dòng)器 系列:- 產(chǎn)品培訓(xùn)模塊:High Bandwidth Product Overview 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:扇出緩沖器(分配) 電路數(shù):1 比率 - 輸入:輸出:1:4 差分 - 輸入:輸出:是/是 輸入:CML,LVDS,LVPECL 輸出:CML 頻率 - 最大:2.5GHz 電源電壓:2.375 V ~ 2.625 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR)
IDT5T905PGGI8 功能描述:IC CLK BUFF 1:5 250MHZ 28-TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘緩沖器,驅(qū)動(dòng)器 系列:- 標(biāo)準(zhǔn)包裝:74 系列:- 類型:扇出緩沖器(分配) 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 輸入:HCSL, LVCMOS, LVDS, LVPECL, LVTTL 輸出:HCSL,LVDS 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:管件