- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄61079 > IDT5T9950APFG (INTEGRATED DEVICE TECHNOLOGY INC) PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 PDF資料下載
參數(shù)資料
| 型號： | IDT5T9950APFG |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| 封裝： | TQFP-32 |
| 文件頁數(shù)： | 6/9頁 |
| 文件大小： | 165K |
| 代理商： | IDT5T9950APFG |
6
INDUSTRIALTEMPERATURERANGE
IDT5T9950/A
2.5V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK II
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
5T9950
5T9950A
Symbol
Parameter
Min.
Typ.
Max.
Min.
Typ.
Max.
Unit
FNOM
VCO Frequency Range
See Programmable Skew Range and Resolution Table
tRPWH
REF Pulse Width HIGH (10)
2—
—
2
—
ns
tRPWL
REF Pulse Width LOW (10)
2—
—
2
—
ns
tU
Programmable Skew Time Unit
See Control Summary Table
tSKEWPR
Zero Output Matched-Pair Skew (xQ0, xQ1) (1,2)
—
50
185
—
50
185
ps
tSKEW0
Zero Output Skew (All Outputs) (3)
—
0.1
0.25
—
0.1
0.25
ns
tSKEW1
Output Skew (Rise-Rise, Fall-Fall, Same Class Outputs) (4)
—
0.1
0.25
—
0.1
0.25
ns
tSKEW2
Output Skew (Rise-Fall, Nominal-Inverted, Divided-Divided) (4)
—
0.2
0.5
—
0.2
0.5
ns
tSKEW3
Output Skew (Rise-Rise, Fall-Fall, Different Class Outputs) (4)
—
0.15
0.5
—
0.15
0.5
ns
tSKEW4
Output Skew (Rise-Fall, Nominal-Divided, Divided-Inverted) (1)
—
0.3
0.9
—
0.3
0.9
ns
tDEV
Device-to-Device Skew (1,5)
—
0.75
—
0.75
ns
t(
φ)
REF Input to FB Static Phase Offset (7)
0.3
—
0.3
0.25
0
0.25
ns
tODCV
Output Duty Cycle Variation from 50%
1—
1
1—
1
ns
tPWH
Output HIGH Time Deviation from 50% (8)
—
1.5
—
1.5
ns
tPWL
Output LOW Time Deviation from 50% (9)
——
2
—
2
ns
tORISE
Output Rise Time
0.15
0.7
1.5
0.15
0.7
1.5
ns
tOFALL
Output Fall Time
0.15
0.7
1.5
0.15
0.7
1.5
ns
tLOCK
PLL Lock Time (6)
—
0.5
—
0.5
ms
tCCJH
Cycle-to-Cycle Output Jitter (peak-to-peak)
(divide by 1 output frequency, FS = H)
—
100
—
100
tCCJM
Cycle-to-Cycle Output Jitter (peak-to-peak)
(divide by 1 output frequency, FS = M)
—
200
—
150
ps
tCCJL
Cycle-to-Cycle Output Jitter (peak-to-peak)
(divide by 1 output frequency, FS = L)
—
200
—
200
NOTES:
1. Skew is the time between the earliest and the latest output transition among all outputs for which the same tU delay has been selected when all are
loaded with the specified load.
2. tSKEWPR is the skew between a pair of outputs (xQ0 and xQ1) when all eight outputs are selected for 0tU.
3. tSK(0) is the skew between outputs when they are selected for 0tU.
4. There are 3 classes of outputs: Nominal (multiple of tU delay), Inverted (4Q0 and 4Q1 only with 4F0 = 4F1 = HIGH), and Divided (3Qx and 4Qx only
in Divide-by-2 or Divide-by-4 mode). Test condition: nF0:1 = MM is set on unused outputs.
5. tDEV is the output-to-output skew between any two devices operating under the same conditions (VDDQ, VDD, ambient temperature, air flow, etc.)
6. tLOCK is the time that is required before synchronization is achieved. This specification is valid only after VDD/VDDQ is stable and within normal
operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until tPD is within specified limits.
7. t(
φ) is measured with REF input rise and fall times (from 0.7V to 1.7V) of 0.5ns. Measured from 1.25V REF to 1.25V on FB.
8. Measured at 1.7V.
9. Measured at 0.7V.
10. Refer to Input Timing Requirements table for more detail.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT7317L55G | 16-BIT, DSP-MULTIPLIER, CPGA84 |
| IDT73200L15P | 16-BIT, DSP-PIPELINE REGISTER, PDIP48 |
| IDT7384L55J | 73 SERIES, 16-BIT ARITHMETIC LOGIC UNIT, PQCC84 |
| IDT7384L55G | 73 SERIES, 16-BIT ARITHMETIC LOGIC UNIT, CPGA84 |
| IDT7384L25GB | 73 SERIES, 16-BIT ARITHMETIC LOGIC UNIT, CPGA84 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT5T9950APFGI | 功能描述:IC CLK BUFFER/DVR 1:10 32TQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:TurboClock™ II JR 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
| IDT5T9950APFGI8 | 功能描述:IC CLK BUFFER/DVR 1:10 32TQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:TurboClock™ II JR 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
| IDT5T9950PFGI | 功能描述:IC CLK BUFFER/DVR 1:10 32TQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:TurboClock™ II JR 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP（0.175"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR |
| IDT5T9950PFGI8 | 功能描述:IC CLK BUFFER/DVR 1:10 32TQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:TurboClock™ II JR 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
| IDT5T9955BFGI | 功能描述:IC CLK DRIVER DUAL PLL 96-FBGA RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:TurboClock™ W 標(biāo)準(zhǔn)包裝:27 系列:Precision Edge® 類型:頻率合成器 PLL:是 輸入:PECL，晶體 輸出:PECL 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/是 頻率 - 最大:800MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 5.25 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。