- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379209 > IDT723623L12PF (濟(jì)南固锝電子器件有限公司) Automotive Catalog High-Slew-Rate Single-Supply Operational Amplifier 8-SOIC -40 to 125 PDF資料下載
參數(shù)資料
| 型號： | IDT723623L12PF |
| 廠商： | 濟(jì)南固锝電子器件有限公司 |
| 英文描述： | Automotive Catalog High-Slew-Rate Single-Supply Operational Amplifier 8-SOIC -40 to 125 |
| 中文描述： | 的CMOS總線匹配SyncFIFOTM 256 × 36，512 × 36，1024 × 36 |
| 文件頁數(shù)： | 11/28頁 |
| 文件大小： | 286K |
| 代理商： | IDT723623L12PF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
11
COMMERCIAL TEMPERATURE RANGE
IDT723623/723633/723643 BUS-MATCHING SyncFIFO
256 x 36, 512 x 36, 1,024 x 36
/
SPM
H
H
H
H
L
L
L
L
FS1/
SEN
H
H
L
L
H
H
L
L
FSO/SD
H
L
H
L
L
H
H
L
RS1
X AND Y REGlSTERS
(1)
64
16
8
Parallel programmng via Port A
Serial Programmng via SD
reserved
reserved
reserved
↑
↑
↑
↑
↑
↑
↑
↑
NOTE:
1. X register holds the offset for
AE
; Y register holds the offset for
AF
.
— PARALLEL LOAD FROMPORT A
To programthe X and Y registers fromPort A, performa Reset on with
SPM
HIGH and FS0 and FS1 LOW during the LOW-to-HIGH transition of
RS1
.
After this reset is complete, the first two writes to the FIFO do not store data in
RAM. The first two write cycles load the offset registers in the order Y, X. On
the third write cycle the FIFO is ready to be loaded with a data word. See Figure
5,
Parallel Programmng of the Almost-Full Flag and Almost-Empty Flag
Offset Values after Reset (IDT Standard and FWFT modes),
for a detailed
timng diagram The Port A data inputs used by the offset registers are (A7-A0),
(A8-A0), or (A9-A0) for the IDT723623, IDT723633 or IDT723643, respec-
tively. The highest numbered input is used as the most significant bit of the binary
number in each case. Valid programmng values for the registers range from
1 to 252 for the IDT723623; 1 to 508 for the IDT723633; and 1 to 1,020 for the
IDT723643. After all the offset registers are programmed fromPort A the FIFO
begins normal operation.
— SERIAL LOAD
To programthe X and Y registers serially, initiate a Reset with
SPM
LOW,
FS0/SD LOW and FS1/
SEN
HIGH during the LOW-to-HIGH transition of
RS1
.
After this reset is complete, the X and Y register values are loaded bit-wise
through the FS0/SD input on each LOW-to-HIGH transition of CLKA that the
FS1/
SEN
input is LOW. There are 16-, 18- or 20-bit writes are needed to
complete the programmng for the IDT723623, IDT723633, or IDT723643,
respectively. The two registers are written in the order Y, X. Each register value
CSA
H
L
L
L
L
L
L
L
W/
R
A
X
H
H
H
L
L
L
L
ENA
X
L
H
H
L
H
L
H
MBA
X
X
L
H
L
L
H
H
CLKA
X
X
Data A (A0-A35) I/O
High-Impedance
Input
Input
Input
Output
Output
Output
Output
PORT FUNCTION
None
None
FIFO write
Mail1 write
None
None
None
Mail2 read (set
MBF2
HIGH)
↑
↑
X
↑
X
↑
/
./
CSB
H
L
L
L
L
L
L
L
W
/RB
X
L
L
L
H
H
H
H
ENB
X
L
H
H
L
H
L
H
MBB
X
X
L
H
L
L
H
H
CLKB
X
X
Data B (B0-B35) I/O
High-Impedance
Input
Input
Input
Output
Output
Output
Output
PORT FUNCTION
None
None
None
Mail2 write
None
FIFO read
None
Mail1 read (set
MBF1
HIGH)
↑
↑
X
↑
X
↑
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT723623L15 | Quad, High Slew Rate, Single-Supply, Op Amp 14-SOIC 0 to 70 |
| IDT723623L15PF | Quad, High Slew Rate, Single-Supply, Op Amp 14-SOIC 0 to 70 |
| IDT723633 | Quad, High Slew Rate, Single-Supply, Op Amp 14-TSSOP 0 to 70 |
| IDT723633L12 | Quad, High Slew Rate, Single-Supply, Op Amp 14-TSSOP 0 to 70 |
| IDT723633L12PF | Quad, High Slew Rate, Single-Supply, Op Amp 14-TSSOP 0 to 70 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT723623L12PF8 | 功能描述:IC FIFO SYNC 1KX9 12NS 128QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT723623L12PFG | 功能描述:IC FIFO 256X36 SYNC 12NS 128TQFP RoHS:是 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT723623L12PFG8 | 制造商:Integrated Device Technology Inc 功能描述:IC FIFO SYNC 1KX9 12NS 128QFP |
| IDT723623L15PF | 功能描述:IC FIFO SYNC 1KX9 15NS 128QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT723623L15PF8 | 功能描述:IC FIFO SYNC 1KX9 15NS 128QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。