參數(shù)資料
型號(hào): IDT723633L12
廠商: 濟(jì)南固锝電子器件有限公司
英文描述: Quad, High Slew Rate, Single-Supply, Op Amp 14-TSSOP 0 to 70
中文描述: 的CMOS總線匹配SyncFIFOTM 256 × 36,512 × 36,1024 × 36
文件頁數(shù): 25/28頁
文件大?。?/td> 286K
代理商: IDT723633L12
25
COMMERCIAL TEMPERATURE RANGE
IDT723623/723633/723643 BUS-MATCHING SyncFIFO
256 x 36, 512 x 36, 1,024 x 36
Figure 17. Timing for Mail1 Register and
MBF1
Flag (IDT Standard and FWFT Modes)
NOTE:
1. If Port B is configured for word size, data can be written to the Mail1 Register using A0-A17 (A18-A35 are don't care inputs). In this first case B0-B17 will have valid data (B18-B35 will
be indetermnate). If Port B is configured for byte size, data can be written to the Mail1 Register using A0-A8
(A9-A35 are don't care inputs). In this second case, B0-B8 will have valid data (B9-B35 will be indetermnate).
NOTES:
1. t
SKEW2
is the mnimumtime between a rising CLKA edge and a rising CLKB edge for
AF
to transition HIGH in the next CLKA cycle. If the time between the rising CLKA edge
and rising CLKB edge is less than t
SKEW2
, then
AF
may transition HIGH one CLKA cycle later than shown.
2. FIFO Write (
CSA
= LOW, W/
R
A = HIGH, MBA = LOW), FIFO read (
CSB
= LOW,
W
/RB = HIGH, MBB = LOW). Data in the FIFO output register has been read fromthe FIFO.
3. D = MaximumFIFO Depth = 256 for the IDT723623, 512 for the IDT723633, 1,024 for the IDT723643.
4. If Port B size is word or byte, t
SKEW2
is referenced fromthe rising CLKB edge that reads the last word or byte of the long word, respectively.
Figure 16. Timing for
AF
when the FIFO is Almost-Full (IDT Standard and FWFT Modes).
3269 drw18
CLKA
ENA
A0-A35
MBA
CSA
W/
R
A
CLKB
MBF1
CSB
MBB
ENB
B0-B35
W
/RB
t
ENS1
t
ENH
t
DS
t
DH
t
PMF
t
PMF
t
ENS2
t
ENH
t
DIS
t
EN
t
MDV
t
PMR
FIFO Output Register
W1 (Remains valid in Mail1 Register after read)
t
ENH
t
ENH
t
ENH
W1
t
ENS1
t
ENS2
t
ENS2
AF
CLKA
ENB
3269 drw17
ENA
CLKB
1
2
t
SKEW2
t
ENS2
t
ENH
t
PAF
t
ENS2
t
ENH
t
PAF
[D-(Y+1)] Words in FIFO
(D-Y) Words in FIFO
(1)
相關(guān)PDF資料
PDF描述
IDT723633L12PF Quad, High Slew Rate, Single-Supply, Op Amp 14-TSSOP 0 to 70
IDT723633L15 Quad, High Slew Rate, Single-Supply, Op Amp 14-SOIC -40 to 105
IDT723633L15PF Quad, High Slew Rate, Single-Supply, Op Amp 14-SOIC -40 to 105
IDT723623 High-Slew-Rate, Single-Supply Operational Amplifier 8-PDIP -40 to 105
IDT723623L12 CMOS BUS-MATCHING SyncFIFOTM 256 x 36, 512 x 36, 1,024 x 36
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT723633L12PF 功能描述:IC FIFO SYNC 512X36 128-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K(16K x 18) 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP(14x14) 包裝:托盤 其它名稱:72271LA10PF
IDT723633L12PF8 功能描述:IC FIFO SYNC 512X36 128-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K(16K x 18) 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP(14x14) 包裝:托盤 其它名稱:72271LA10PF
IDT723633L15PF 功能描述:IC FIFO SYNC 512X36 128-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K(16K x 18) 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP(14x14) 包裝:托盤 其它名稱:72271LA10PF
IDT723633L15PF8 功能描述:IC FIFO SYNC 512X36 128-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:90 系列:7200 功能:同步 存儲(chǔ)容量:288K(16K x 18) 數(shù)據(jù)速率:100MHz 訪問時(shí)間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP(14x14) 包裝:托盤 其它名稱:72271LA10PF
IDT723634L12PF 功能描述:IC FIFO SYNC 512X36X2 128QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433