參數資料
型號: IDT72T51556L5BBI
廠商: Integrated Device Technology, Inc.
英文描述: 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 bits and 2,359,296 bits
中文描述: 2.5V的多隊列流量控制器件(32隊列)36位寬度的配置1179648位和2359296位
文件頁數: 50/64頁
文件大?。?/td> 639K
代理商: IDT72T51556L5BBI
50
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72T51546/72T51556 2.5V, MULTI-QUEUE FLOW-CONTROL DEVICES
(32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 and 2,359,296 bits
Figure 25. Almost Empty Flag Timing and Queue Switch
Figure 26. Almost Empty Flag Timing
RCLK
RADEN
t
QH
t
QS
t
AH
t
AS
RDADD
D
1
Q
30
t
AH
t
AS
D
1
Q
15
PAE
(Device 1)
t
AELZ
5998 drw30
t
OLZ
t
RAE
t
RAE
t
AEHZ
t
A
D
1
Q
30
W
n
t
A
D
1
Q
30
W
n+1
t
A
D
1
Q
15
W
0
t
A
D
1
Q
15
W
1
REN
t
QH
t
QS
Qout
HIGH-Z
PAE
(Device 2)
HIGH
HIGH-Z
HIGH-Z
*B*
*C*
*E*
*F*
*D*
*A*
*G*
*H*
WCLK
t
ENH
t
CLKH
t
CLKL
WEN
PAE
RCLK
t
ENS
n+1 words in Queue
t
RAE
t
SKEW2
t
RAE
1
2
REN
5998 drw31
t
ENS
t
ENH
n+2 words in Queue
n+1 words in Queue
Cycle:
*A*
Queue 30 of Device 1 is selected on the read port. A queue within Device 2 had previously been selected. The
PAE
flag output and the data outputs of device 1 are High-Impedance.
*B*
No read occurs.
*C*
No read occurs.
*D*
The
PAE
flag output now switches to device 1. Word, Wn is read fromQ30 due to the FWFT operation. This read operation fromQ30 is at the almost empty boundary, therefore
PAE
will go LOW 2 RCLK cycles later.
*E*
Q15 of device 1 is selected.
*F*
The
PAE
flag goes LOW due to the read fromQ30 2 RCLK cycles earlier. Word Wn+1 is read out due to the FWFT operation.
*G*
Word, W0 is read fromQ15 due to the FWFT operation.
*H*
The
PAE
flag goes HIGH to show that Q15 is not almost empty.
NOTE:
1. The waveformhere shows the
PAE
flag operation when no queue switches are occurring and a queue selected on both the write and read ports is being written to then read
fromat the almost empty boundary.
Flag Latencies:
Assertion: 2*RCLK + t
RAE
De-assertion: t
SKEW2
+ RCLK + t
RAE
If t
SKEW2
is violated there will be one extra RCLK cycle.
相關PDF資料
PDF描述
IDT72T51556L6BB 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 bits and 2,359,296 bits
IDT72T51556L6BBI 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 bits and 2,359,296 bits
IDT72T51546 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 bits and 2,359,296 bits
IDT72T51546L5BB 2.5V MULTI-QUEUE FLOW-CONTROL DEVICES (32 QUEUES) 36 BIT WIDE CONFIGURATION 1,179,648 bits and 2,359,296 bits
IDT74ALVCH16501 3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD
相關代理商/技術參數
參數描述
IDT72T54242L5BB 功能描述:IC FIFO DDR/SDR QUAD/DUAL 324BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標準包裝:15 系列:74F 功能:異步 存儲容量:256(64 x 4) 數據速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應商設備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT72T54242L6-7BB 功能描述:IC FIFO DDR/SDR QUAD/DUAL 324BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標準包裝:15 系列:74F 功能:異步 存儲容量:256(64 x 4) 數據速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應商設備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT72T54242L6-7BBI 功能描述:IC FIFO DDR/SDR QUAD/DUAL 324BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標準包裝:15 系列:74F 功能:異步 存儲容量:256(64 x 4) 數據速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應商設備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT72T54252L5BB 功能描述:IC FIFO DDR/SDR QUAD/DUAL 324BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標準包裝:15 系列:74F 功能:異步 存儲容量:256(64 x 4) 數據速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應商設備封裝:24-PDIP 包裝:管件 其它名稱:74F433
IDT72T54252L6-7BB 功能描述:IC FIFO DDR/SDR QUAD/DUAL 324BGA RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:72T 標準包裝:15 系列:74F 功能:異步 存儲容量:256(64 x 4) 數據速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應商設備封裝:24-PDIP 包裝:管件 其它名稱:74F433