參數(shù)資料
型號(hào): IDT74LVCH373AQ8
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 總線收發(fā)器
英文描述: LVC/LCX/Z SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20
封裝: 0.635 MM PITCH, QSOP-20
文件頁數(shù): 1/6頁
文件大?。?/td> 63K
代理商: IDT74LVCH373AQ8
1
EXTENDEDCOMMERCIALTEMPERATURERANGE
IDT74LVCH373A
3.3V CMOS OCTAL TRANSPARENT D-TYPE LATCH
OCTOBER 1999
1999
Integrated Device Technology, Inc.
DSC-4630/-
c
IDT74LVCH373A
EXTENDED COMMERCIAL TEMPERATURE RANGE
FEATURES:
– 0.5 MICRON CMOS Technology
– ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
– 1.27mm pitch SOIC, 0.65mm pitch SSOP,
0.635mm pitch QSOP, 0.65mm pitch TSSOP packages
– Extended commercial range of – 40°C to +85°C
–VCC = 3.3V ±0.3V, Normal Range
–VCC = 2.3V to 3.6V, Extended Range
– CMOS power levels (0.4W typ. static)
– Rail-to-Rail output swing for increased noise margin
– All inputs, outputs and I/O are 5 Volt tolerant
– Supports hot insertion
3.3V CMOS OCTAL
TRANSPARENT D-TYPE LATCH
WITH 3-STATE OUTPUTS, 5 VOLT
TOLERANT I/O AND BUS-HOLD
OE
C1
LE
1
D
TO SEVEN OTHER CHANNELS
1
11
3
2
1
D
1
Q
Drive Features for LVCH373A:
– High Output Drivers:
±24mA
– Reduced system switching noise
APPLICATIONS:
5V and 3.3V mixed voltage systems
Data communication and telecommunication systems
NO
T RECOMMENDED
FOR
NEW
DESIGNS
FOR
NEW
DESIGNS
FOR
NEW
DESIGNS
FOR
NEW
DESIGNS
FOR
NEW
DESIGNS
DESCRIPTION:
The LVCH373A octal transparent D-type latch is built using advanced
dual metal CMOS technology. While the latch-enable (LE) input is high, the
Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs
are latched at the logic levels set up at the D inputs.
A buffered output-enable (OE) input can be used to place the eight
outputs in either a normal logic state (high or low logic levels) or a high-
impedance state. In the high-impedance state, the outputs neither load nor
drive the bus lines significantly. OE does not affect the internal operations
of the latches. Old data can be retained or new data can be entered while
the outputs are in the high-impedance state.
The LVCH373A has been designed with a ±24mA output driver. This
driver is capable of driving a moderate to heavy load while maintaining
speed performance.
Inputs can be driven from either 3.3V or 5V devices. This feature allows
the use of this device as a translator in a mixed 3.3V/5V system environ-
ment.
The LVCH373A has “bus-hold” which retains the inputs’ last state
whenever the input goes to a high impedance. This prevents floating inputs
and eliminates the need for pull-up/down resistors.
FUNCTIONAL BLOCK DIAGRAM
相關(guān)PDF資料
PDF描述
IDT74LVCH373APY8 LVC/LCX/Z SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20
IDT74LVCR162245APVG LVC/LCX/Z SERIES, DUAL 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO48
IDT79R2010AB16QJB 32-BIT, FLOATING POINT ACCELERATOR, CQCC84
IDT79R3000A-50G175 32-BIT, 50 MHz, RISC PROCESSOR, CPGA175
IDT79R3000A-50G144 32-BIT, 50 MHz, RISC PROCESSOR, CPGA144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT74LVCHR162245APA 制造商:Integrated Device Technology Inc 功能描述:
IDT74LVCHR162245APAG 功能描述:IC BUS TRSCVR 3-ST 16BIT 48TSSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 緩沖器,驅(qū)動(dòng)器,接收器,收發(fā)器 系列:74LVCHR 標(biāo)準(zhǔn)包裝:47 系列:74LVX 邏輯類型:緩沖器/線路驅(qū)動(dòng)器,非反相 元件數(shù):4 每個(gè)元件的位元數(shù):1 輸出電流高,低:4mA,4mA 電源電壓:2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:管件
IDT74LVCHR162245APAG8 功能描述:IC BUS TRSCVR 3-ST 16BIT 48TSSOP RoHS:是 類別:集成電路 (IC) >> 邏輯 - 緩沖器,驅(qū)動(dòng)器,接收器,收發(fā)器 系列:74LVCHR 產(chǎn)品培訓(xùn)模塊:Logic Packages 標(biāo)準(zhǔn)包裝:39 系列:74AVCH 邏輯類型:收發(fā)器,非反相 元件數(shù):2 每個(gè)元件的位元數(shù):8 輸出電流高,低:12mA,12mA 電源電壓:1.2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TFSOP(0.240",6.10mm 寬) 供應(yīng)商設(shè)備封裝:48-TSSOP 包裝:管件 產(chǎn)品目錄頁面:831 (CN2011-ZH PDF) 其它名稱:568-2585-574AVCH16245DGG,512935266779512
IDT74LVCHR16646APAG 功能描述:IC SERIAL RTC LP W/I2C 56-TSSOP RoHS:是 類別:未定義的類別 >> 其它 系列:* 標(biāo)準(zhǔn)包裝:1 系列:* 其它名稱:MS305720A
IDT74LVCHR16646APAG8 功能描述:IC SERIAL RTC LP W/I2C 56-TSSOP RoHS:是 類別:未定義的類別 >> 其它 系列:* 標(biāo)準(zhǔn)包裝:1 系列:* 其它名稱:MS305720A