- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄61089 > IDTQS5917T-100TJ8 (INTEGRATED DEVICE TECHNOLOGY INC) 5917 SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28 PDF資料下載
參數(shù)資料
| 型號： | IDTQS5917T-100TJ8 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 5917 SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁數(shù)： | 3/7頁 |
| 文件大小： | 75K |
| 代理商： | IDTQS5917T-100TJ8 |
INDUSTRIALTEMPERATURERANGE
QS5917T
LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
3
Pin Names
I/O
Description
SYNC0
I
Reference clock input
SYNC1
I
Referenceclockinput
REF_SEL
I
Reference clock select. When 1, selects SYNC1. When 0, selects SYNC0.
FREQ_SEL
I
VCO frequency select. For choosing optimal VCO operating frequency depending on input frequency.
FEEDBACK
I
PLL feedback input which is connected to a user selected output pin. External feedback provides flexibility for different output frequency
relationships.SeetheFrequencySelectionTableformoreinformation.
Q0 -Q4
O
Clockoutputs
Q5
O
Clock output. Matched in frequency, but inverted with respect to Q.
2xQ
O
Clock output. Matched in phase, but frequency is double the Q frequency.
Q/2
O
Clock output. Matched in phase, but frequency is half the Q frequency.
LOCK
O
PLLlockindicationsignal.1indicatespositivelock.0indicatesthatthePLLisnotlockedandoutputsmaynotbesynchronizedtotheinputs.
RST
I
Asynchronousreset.Resetsalloutputregisters.When0,alloutputsareheldinatri-statedcondition.When1,outputsareenabled(normal
operation).
PLL_EN
I
PLL enable. When 1, PLL is enabled (normal operation). When 0, PLL is disabled (for testing purposes).
N C
—
No Connection
PIN DESCRIPTION
OUTPUT FREQUENCY SPECIFICATIONS
Industrial: TA = –40°C to +85°C, AVDD/VDD = 5V ± 5%
Symbol
Description
– 70
–100
–132
Units
F2XQ
Max Frequency, 2xQ output
70
100
132
MHz
FQ
Max Frequency, Q0 - Q4, Q5 outputs
35
50
66
MHz
FQ/2
Max Frequency, Q/2 output
17.5
25
33
MHz
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDTQS5917T-70TJ8 | 5917 SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PQCC28 |
| IDTQS5917T-132TQ8 | 5917 SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PDSO28 |
| IDTQS5917T-132TQ | 5917 SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PDSO28 |
| IDTQS5LV931-66Q | 5LV SERIES, PLL BASED CLOCK DRIVER, 6 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20 |
| IDTQS74FCT2373ATQ | FCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDTQS5917T100TQ | 制造商:Integrated Device Technology Inc 功能描述: |
| IDTQS5917T-100TQ | 制造商:Integrated Device Technology Inc 功能描述: |
| IDTQS5917T-100TQG | 功能描述:IC CLK DVR PLL 1:8 100MHZ 28QSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP（0.175"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR |
| IDTQS5917T-100TQG8 | 功能描述:IC CLOCK GEN LVTTL 100MHZ 28QSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
| IDTQS5917T-132TJ8 | 功能描述:IC CLOCK GEN LVTTL 132MHZ 28PLCC RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。