- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379219 > IMISM560BZT (CYPRESS SEMICONDUCTOR CORP) Spread Spectrum Clock Generator PDF資料下載
參數(shù)資料
| 型號(hào)： | IMISM560BZT |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | XO, clock |
| 英文描述： | Spread Spectrum Clock Generator |
| 中文描述： | 108 MHz, OTHER CLOCK GENERATOR, PDSO8 |
| 封裝： | 0.150 INCH, MS-012, SOIC-8 |
| 文件頁(yè)數(shù)： | 5/8頁(yè) |
| 文件大?。?/td> | 246K |
| 代理商： | IMISM560BZT |
SM560
Document #: 38-07020 Rev. *E
Page 5 of 8
If this clock is applied to the Xin/CLK pin of the SM560, the
output clock at pin 4 (SSCLK) will be sweeping back and forth
between two frequencies. These two frequencies, F1 and F2,
are used to calculate to total amount of spread or bandwidth
applied to the reference clock at pin 1. As the clock is making
the transition from f1 to f2, the amount of time and sweep
waveform play a very important role in the amount of EMI
reduction realized from an SSCG clock.
The modulation domain analyzer is used to visualize the
sweep waveform and sweep period. The left side of
Figure 2
shows the modulation profile of a 65-MHz SSCG clock. Notice
that the actual sweep waveform is not a simple sine or
sawtooth waveform. The right side of
Figure 2
is a scan of the
same SSCG clock using a spectrum analyzer. In this scan you
can see a 6.48-dB reduction in the peak RF energy when using
the SSCG clock.
Modulation Rate
Spectrum Spread Clock Generators utilize frequency
modulation (FM) to distribute energy over a specific band of
frequencies. The maximum frequency of the clock (Fmax) and
minimum frequency of the clock (Fmin) determine this band of
frequencies. The time required to transition from Fmin to Fmax
and back to Fmin is the period of the Modulation Rate, Tmr.
Modulation Rates of SSCG clocks are generally referred to in
terms of frequency or Fmod = 1/Tmod.
The input clock frequency, Fin, and the internal divider count,
Cdiv, determine the Modulation Rate. In some SSCG clock
generators, the selected range determines the internal divider
count. In other SSCG clocks, the internal divider count is fixed
over the operating range of the part. The SM560 and SM561
have a fixed divider count, as listed below.
Tc = 15.4 ns
50 %
50 %
Clock Frequency = fc = 65MHz
Clock Period = Tc =1/65 MHz = 15.4 ns
Device
Cdiv
SM560
SM561
1166
2332
(All Ranges)
(All Ranges)
Example:
Device =
Fin
Range =
SM560
65 MHz
S1 = 1, S0 = M
=
Then;
Modulation Rate = Fmod = 65 MHz/1166 = 55.8 kHz.
-6.58 dB
Modulation Profile
Spectrum Analyzer
BW = 2.46%
Figure 2. SSCG Clock, SM560, Fin = 65 MHz
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IN12V1A | Inverters 5 Volt, 12 Volt |
| IN5V1 | Inverters 5 Volt, 12 Volt |
| IN5V2A | Inverters 5 Volt, 12 Volt |
| IN12V2A | Inverters 5 Volt, 12 Volt |
| IN145403 | DRIVERS/RECEIVERS RS-232-E |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IMISM561 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Spread Spectrum Clock Generator |
| IMISM561BZ | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Cypress Semiconductor 功能描述: |
| IMISM561BZT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Spread Spectrum Clock Generator |
| IMISM561Z | 制造商:International Microcircuits (IMI) / Cypress 功能描述: |
| IMISM562BZ | 制造商:Cypress Semiconductor 功能描述:PLL Clock Generator Single 54MHz to 200MHz 8-Pin SOIC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。