- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄384535 > ISPGDX160A-7Q208 (LATTICE SEMICONDUCTOR CORP) In-System Programmable Generic Digital CrosspointTM PDF資料下載
參數(shù)資料
| 型號(hào)： | ISPGDX160A-7Q208 |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類(lèi)： | 數(shù)字信號(hào)處理外設(shè) |
| 英文描述： | In-System Programmable Generic Digital CrosspointTM |
| 中文描述： | DSP-CROSSBAR SWITCH, PQFP208 |
| 封裝： | PLASTIC, QFP-208 |
| 文件頁(yè)數(shù)： | 3/25頁(yè) |
| 文件大?。?/td> | 326K |
| 代理商： | ISPGDX160A-7Q208 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)
3
Specifications
ispGDX Family
Architecture
The ispGDX architecture is different from traditional PLD
architectures, in keeping with its unique application fo-
cus. The block diagram is shown below. The
programmable interconnect consists of a single Global
Routing Pool (GRP). Unlike ispLSI devices, there are no
programmable logic arrays on the device. Control signals
for OEs, Clocks and MUX Controls must come from
designated sets of I/O pins. The polarity of these signals
can be independently programmed in each I/O cell.
Each I/O cell drives a unique pin. The OE control for each
I/O pin is independent and may be driven via the GRP by
one of the designated I/O pins (I/O-OE set). The I/O-OE
set consists of 25% of the total I/O pins. Boundary Scan
test is supported by dedicated registers at each I/O pin.
The in-system programming process uses either a Bound-
ary Scan based or Lattice ISP protocol. The programming
protocol is selected by the BSCAN/
ispEN
pin as de-
scribed later.
The various I/O pin sets are also shown in the block
diagram below. The A, B, C, and D I/O pins are grouped
together with one group per side.
I/O Architecture
Each I/O cell contains a 4:1 dynamic MUX controlled by
two select lines called MUX0 and MUX1 as shown in
Figure 1. The four data inputs to the MUX (called MUXA,
MUXB, MUXC and MUXD) come from I/O signals found
in the GRP. Each MUX data input can access one quarter
of the total I/Os. For example, in a 160 I/O ispGDX, each
data input can connect to one of 40 I/O pins. MUX0 and
MUX1 can be driven by designated I/O pins called
MUXsel1 and MUXsel2. Each MUXsel input covers 25%
of the total I/O pins (e.g. 40 out of 160). MUX0 and MUX1
can be driven from either MUXsel1 or MUXsel2. The I/O
cell also includes a programmable flow-through latch or
register that can be placed in the input or output path and
bypassed for combinatorial outputs. As shown in Figure
1, when both register/latch control MUXes select the
“
A
”
path, the register/latch gets its inputs from the 4:1 MUX
and drives the I/O output. When selecting the
“
B
”
path,
the register/latch is directly driven by the I/O input while
its output feeds the GRP. The programmable polarity
Clock to the latch or register can be connected to any
I/O in the I/O-Clock set (one-quarter of total I/Os) or to
one of the dedicated clock input pins (Y
x
). Use of the
dedicated clock inputs gives minimum clock-to-output
delays and minimizes delay variation with fanout. Com-
binatorial output mode may be implemented by a
dedicated architecture bit and bypass MUX. I/O cell
output polarity can be programmed as active high or
active low.
Figure 1. ispGDX I/O Cell and GRP Detail (160 I/O Device)
I/O 0
I/O 1
I/O 78
I/O 79
80 I/O Cells
Boundary
Scan Cell
Bypass Option
I/O Cell N
Prog.
Pull-up
Register
or Latch
D
CLK
Reset
I/O Pin
Programmable
Slew Rate
A
B
Q
4-to-1 MUX
160 Input GRP
Inputs Vertical
Outputs Horizontal
I/O 80
I/O 81
I/O 158
I/O 159
MUXA
MUXB
MUXC
MUXD
MUX1
MUX0
Global
Reset
80 I/O Cells
E
2
CMOS
Programmable
Interconnect
Logic "1"
160 I/O Inputs
C
R
Y0-Y3
Global
Clocks
I/O MUX Operation
MUX1 MUX0 DATA INPUT SELECTED
0
0
MUXA
0
1
MUXB
1
1
MUXC
1
0
MUXD
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISPGDX160-7Q208 | Electrical Outlet Connector; Contact Plating:Nickel; Current Rating:30A RoHS Compliant: Yes |
| ISPGDX120A-5T176 | Aluminum Electrolytic Radial Lead High Ripple, Long Life Capacitor; Capacitance: 15uF; Voltage: 400V; Case Size: 12.5x20 mm; Packaging: Bulk |
| ISPGDX120A-7T176 | Aluminum Electrolytic Radial Lead High Ripple, Long Life Capacitor; Capacitance: 22uF; Voltage: 400V; Case Size: 12.5x20 mm; Packaging: Bulk |
| ISPGDX160-5B272 | Aluminum Electrolytic Radial Lead High Ripple, Long Life Capacitor; Capacitance: 33uF; Voltage: 400V; Case Size: 16x20 mm; Packaging: Bulk |
| ISPGDX160-7B272 | Aluminum Electrolytic Radial Lead High Ripple, Long Life Capacitor; Capacitance: 47uF; Voltage: 400V; Case Size: 16x25 mm; Packaging: Bulk |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ispGDX160V-5B208 | 功能描述:模擬和數(shù)字交叉點(diǎn) IC USE ispGDX2 RoHS:否 制造商:Micrel 配置:2 x 2 封裝 / 箱體:MLF-16 數(shù)據(jù)速率:10.7 Gbps 輸入電平:CML, LVDS, LVPECL 輸出電平:CML 電源電壓-最大:3.6 V 電源電壓-最小:2.375 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 產(chǎn)品:Digital Crosspoint 封裝:Tube |
| ispGDX160V-5B272 | 功能描述:模擬和數(shù)字交叉點(diǎn) IC USE ispGDX2 RoHS:否 制造商:Micrel 配置:2 x 2 封裝 / 箱體:MLF-16 數(shù)據(jù)速率:10.7 Gbps 輸入電平:CML, LVDS, LVPECL 輸出電平:CML 電源電壓-最大:3.6 V 電源電壓-最小:2.375 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 產(chǎn)品:Digital Crosspoint 封裝:Tube |
| ispGDX160V-5Q208 | 功能描述:模擬和數(shù)字交叉點(diǎn) IC USE ispGDX2 RoHS:否 制造商:Micrel 配置:2 x 2 封裝 / 箱體:MLF-16 數(shù)據(jù)速率:10.7 Gbps 輸入電平:CML, LVDS, LVPECL 輸出電平:CML 電源電壓-最大:3.6 V 電源電壓-最小:2.375 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 產(chǎn)品:Digital Crosspoint 封裝:Tube |
| ispGDX160V-7B208 | 功能描述:模擬和數(shù)字交叉點(diǎn) IC USE ispGDX2 RoHS:否 制造商:Micrel 配置:2 x 2 封裝 / 箱體:MLF-16 數(shù)據(jù)速率:10.7 Gbps 輸入電平:CML, LVDS, LVPECL 輸出電平:CML 電源電壓-最大:3.6 V 電源電壓-最小:2.375 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 產(chǎn)品:Digital Crosspoint 封裝:Tube |
| ISPGDX160V-7B208I | 制造商:Lattice Semiconductor Corporation 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。