- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384535 > ISPGDXTMFAMILY (Lattice Semiconductor Corporation) JT 100C 100#22D PIN RECP PDF資料下載
參數(shù)資料
| 型號(hào)： | ISPGDXTMFAMILY |
| 廠商： | Lattice Semiconductor Corporation |
| 元件分類： | TVS-瞬態(tài)抑制二極管 |
| 英文描述： | JT 100C 100#22D PIN RECP |
| 中文描述： | 在系統(tǒng)可編程通用數(shù)字CrosspointTM |
| 文件頁數(shù)： | 14/25頁 |
| 文件大小： | 326K |
| 代理商： | ISPGDXTMFAMILY |
14
Specifications
ispGDX Family
Boundary Scan / ISP Programming and Test Options
The ispGDX devices provide IEEE1149.1a test capabil-
ity and ISP programming through a standard Boundary
Scan Test Access Port (TAP) interface. In addition,
ispGDX devices can be programmed via the Lattice ISP
programming interface using the same TAP serial inter-
face pins.
When the BSCAN/
ispEN
signal is high the ispGDX de-
vices enable Boundary Scan Test mode. Under this
mode the Boundary Scan data registers for the I/O pins
are organized in the order given below. Each
I/O register is structured as shown in Figure 7.
The operation of the boundary scan test circuitry in the
ispGDX160 is dependent on the fuse pattern programmed
into the device. The boundary scan circuitry on the
ispGDX160A, ispGDX120A and ispGDX80A operates
independently of the programmed pattern. This allows
customers using boundary scan test to have full test
capability with only a single BSDL file.
Table 3. I/O Shift Register Order
Figure 7. Boundary Scan I/O Register Cell
D
Q
M
U
X
D
Q
D
Q
D
Q
D
Q
M
U
X
M
U
X
M
U
X
M
U
X
Normal
Function
OE
I/O Pin
EXTEST
Update DR
SCANOUT (to next cell)
Clock DR
SCANIN
(from
previous
cell)
Shift DR
Normal
Function
OE
TOE
I/O Shift Reg Order/ispGDX
ispGDX80A
SDI/TDI, I/O B10 .. B19, I/O C0 .. C19, I/O D0 .. D9,
RESET
, Y1/TOE, Y0, I/O B9 .. B0, I/O A19.. A0,
I/O D19 .. D10, SDO/TDO
ispGDX120A
SDI/TDI, I/O B15 .. B29, I/O C0 .. C29, I/O D0 .. D14, TOE, Y2, Y3,
RESET
, Y1, Y0, I/O B14 .. B0,
I/O A29.. A0, I/O D29 .. D15, SDO/TDO
ispGDX160/A
SDI/TDI, I/O B20 .. B39, I/O C0 .. C39, I/O D0 .. D19, TOE, Y2, Y3,
RESET
, Y1, Y0, I/O B19 .. B0,
I/O A39.. A0, I/O D39 .. D20, SDO/TDO
I/O SHIFT REGISTER ORDER
DEVICE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISPGDX160A-5B272 | In-System Programmable Generic Digital CrosspointTM |
| ISPGDX80VA-7T100 | In-System Programmable 3.3V Generic Digital CrosspointTM |
| ISPGDX80VA-3T100 | In-System Programmable 3.3V Generic Digital CrosspointTM |
| ISPGDX80VA-5T100 | In-System Programmable 3.3V Generic Digital CrosspointTM |
| ISPGDX80VA-5T100I | In-System Programmable 3.3V Generic Digital CrosspointTM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISPHEADER01 | 制造商:Xeltek Inc 功能描述:ISP10/D10 |
| ISPICR1 | 功能描述:ADAPTER IN-CIRCUIT PROGRAMMING RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 配件 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program RoHS指令信息:IButton RoHS Compliance Plan 標(biāo)準(zhǔn)包裝:1 系列:- 附件類型:USB 至 1-Wire? RJ11 適配器 適用于相關(guān)產(chǎn)品:1-Wire? 設(shè)備 產(chǎn)品目錄頁面:1429 (CN2011-ZH PDF) |
| ISPL1048E-100LQ | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density Programmable Logic |
| ISPL1048E-100LQI | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density Programmable Logic |
| ISPL1048E-100LT | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Density Programmable Logic |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。