- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362817 > IT8192F Analog LCD Monitor Controller| PDF資料下載
參數(shù)資料
| 型號： | IT8192F |
| 英文描述： | Analog LCD Monitor Controller| |
| 中文描述： | 模擬液晶顯示器控制器| |
| 文件頁數(shù)： | 27/93頁 |
| 文件大?。?/td> | 942K |
| 代理商： | IT8192F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁
www.ite.com.tw 19
www.iteusa.com
System Configuration
6. System Configuration
6.1. Overview
The configuration registers are responsible for executing the functions of DPMS, GPIO, auto-adjustment, sync.
detection, wake up, disconnection detection and interface configuration.
6.2 Features
n
GPIO: There are a total of 17 GPIO pins and each GPIO pin could be programmed as GPIO input, or as
GPIO output. Each GPIO input could be programmed as interrupt high or low active or be disabled.
Auto-adjustment: Four registers are provided to recognize the data blank information and adjust the
output image
Sync. detection: Counting pixel clock (12 MHz) number during a horizontal total, and counting Hsync line
number during a vertical total to recognize the input resolution
Wake-up, disconnected detection and DPMS: When the system is wake up or disconnected, and wake-up
or disconnection detection interrupt control bit is turned on, the IT8192F will trigger an interrupt to MCU.
The pixel counts, Hsync line counts, pixel counts overflow and Hsync line count overflow are used to
recognize the DPMS mode
Interface configuration: For system configuration, the system could be programmed to use
external/internal 8032 or use digital external panel link Rx interface or analog ADC input interface for flat
panel monitor
n
n
n
n
6.3 Address Mapping
Module
Range
Decode
Space
font
C000h ~ DFFFh
110xxxxx_xxxxxxxx
8192
disp
F000h ~ F1FFh
1111000x_xxxxxxxx
512
gm – (R)
F800h ~ F8FFh
11111000_xxxxxxxx
256
gm – (G)
F900h ~ F9FFh
11111001_xxxxxxxx
256
gm – (B)
FA00h ~ FAFFh
11111010_xxxxxxxx
256
coef
FC00h ~ FDFF
1111110x_xxxxxxxx
512
cfg
FF00h ~ FF3Fh
11111111_00xxxxxx
64
scalar
FF40h ~ FF7Fh
11111111_01xxxxxx
64
lb
FF80h ~ FF9Fh
11111111_100xxxxx
32
lcd
FFA0h ~ FFBFh
11111111_101xxxxx
32
osd
FFC0h ~ FFFFh
11111111_10xxxxxx
64
相關PDF資料 |
PDF描述 |
|---|---|
| IT8201R | Over Clock Controller Specification IT8203R v0.1 (for Intel (5 VID)) | PC Product Line |
| IT8203R | Over Clock Controller Specification IT8206R v0.1 (for Intel (6 VID)) | PC Product Line |
| IT8206R | Over Clock Controller Specification IT8203R v0.1 (for Intel (5 VID)) | PC Product Line |
| IT8208M | PCI Arbiter Specification v0.3 | PC Product Line |
| IT8209R | PCI Arbiter|Reference Circuit |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| IT81B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRIAC|100V V(DRM)|8A I(T)RMS|TO-220 |
| IT81C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRIAC|100V V(DRM)|8A I(T)RMS|TO-220 |
| IT81F | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRIAC|100V V(DRM)|8A I(T)RMS|TO-220 |
| IT81G | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRIAC|100V V(DRM)|8A I(T)RMS|TO-220 |
| IT8201R | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Over Clock Controller Specification IT8203R v0.1 (for Intel (5 VID)) | PC Product Line |
發(fā)布緊急采購，3分鐘左右您將得到回復。