參數(shù)資料
型號(hào)： IT8192F
英文描述： Analog LCD Monitor Controller|
中文描述： 模擬液晶顯示器控制器|
文件頁(yè)數(shù)： 55/93頁(yè)
文件大?。?/td> 942K
代理商： IT8192F
www.ite.com.tw 47
www.iteusa.com
Scale Up/Down Engine
7. Scale Up/Down Engine
7.1 Overview
There are two types of SCALAR_TOP function registers included in this module. One is scale ratio, test mode
setting, etc. The other is coefficients for DSP scale up/down. All of the registers support read and write expect
FF46.bit[6]. To enable the scale down function, this bit is used to automatically load the default coefficients for
scale up/down. When the reset occurs, the default setting logic 0 of this bit loads the default scale up
coefficients. Ito enable the scale down function, write a logic 1 into FF46.bit[6], and then the default coefficients
for scale down will be automatically loaded into the coefficient registers. Note that when the scale down
coefficients are loaded completely, this bit will be automatically set to a logic 0 for next setting by programming.
There are a total of 256 coefficient registers included in COEF_REG module. Each coefficient is 10 bits in
width. The MSB of coefficient is sign bit, in which a logic 1 indicates the negative and a logic 0 indicate the
positive. Bits 0~7 of coefficients 1~256 are stored in base address FC00, and the other bits of bits 8~9 are
stored in the base address FD01. For example, the content of address FC00[7:0] = bits[7:0] of coefficient 0 and
FD01[7:0] = {bits[9:8] of coefficient 3, bits[9:8] of coefficient 2, bits[9:8] of coefficient 1, bits[9:8] of coefficient
0}.
The sharpness is designed to enhance the color edge in the original image. The 2-D highpass filter is
implemented to sharpen text and graphics edges. To generate different sharp images, adjust the factor within
the sharpness. Two internal line buffers are implemented to store original image data for 2-D highpass filter.
7.2 Features
n
n
n
n
n
n
n
n
Scale ratio setting
Scale coefficients selection
Sharpness coefficients selection
Enable/Disable sharpness or scale function
Test mode setting
How to write Scale coefficients into the coefficient table
2-D highpass filter
Set the factor of “kf” to change the influence of sharpness
7.3 Register Descriptions
Table 7-1. List of Scale Up/Down Engine Registers
Register Name
R/W
R/W
R/W
R/W
R/W
Address
FF42
FF43
FF44
FF45
Default
0
0
0
0
Capture Ratio of Vertical Direction Register (VSOUR)
Playback Ratio of Vertical Direction Register (VDEST)
Capture Ratio of Horizontal Direction Register (HSOUR)
Playback Ratio of Horizontal Direction Register
(HDEST)
Standby Register (STDBY)
R/W
FF46
0
Definition of R/W Attributes:
R/W
READ/WRITE
. A register with this attribute can be read and written.
相關(guān)PDF資料
PDF描述
IT8201R Over Clock Controller Specification IT8203R v0.1 (for Intel (5 VID)) | PC Product Line
IT8203R Over Clock Controller Specification IT8206R v0.1 (for Intel (6 VID)) | PC Product Line
IT8206R Over Clock Controller Specification IT8203R v0.1 (for Intel (5 VID)) | PC Product Line
IT8208M PCI Arbiter Specification v0.3 | PC Product Line
IT8209R PCI Arbiter|Reference Circuit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IT81B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRIAC|100V V(DRM)|8A I(T)RMS|TO-220
IT81C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRIAC|100V V(DRM)|8A I(T)RMS|TO-220
IT81F 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRIAC|100V V(DRM)|8A I(T)RMS|TO-220
IT81G 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRIAC|100V V(DRM)|8A I(T)RMS|TO-220
IT8201R 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Over Clock Controller Specification IT8203R v0.1 (for Intel (5 VID)) | PC Product Line
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*