參數(shù)資料
型號： IT8228E
英文描述： LPC Media I/F Specification v0.2 | PC Product Line
中文描述： LPC媒體我/女規(guī)格v0.2 |個人電腦產(chǎn)品線
文件頁數(shù)： 67/93頁
文件大?。?/td> 479K
代理商： IT8228E
Index: 35h (SDIO_MODE2)
Bit
R/W
7 – 2
--
1
R/W
www.ite.com.tw
IT8228E V0.2
57
Functional Description
Default
00h
0b
Description
Reserved for ITE use.
SDIO Abort Data During the reception Not Cancelled (C52PUB)
This command is related when it is used on multiple read/write (CMD18,
CMD25, CMD53 etc). C52PUB is not available in the conditions during Last
sector transfer, CMD12 and IO abort no transaction. In the conditions, it will
be automatically disabled. When C52PUB is set in the condition, it asserted
EXPUB52. (Not transfer CMD52) It recommends setting C52PUB and
RWREQ at the same time on read transfer. The value in SD_ARG, set
before this register is set, will be the argument of CMD52.
0: Clear.
1: CMD52 (none abort) is automatically transmitted when this bit is set. In
addition, SD Controller transmission state can be waited. The argument
of CMD52 will be the value in SD Command Argument register. C52PUB
is automatically clear after CMD52 response.
Case 1:When Read transfer with RWREQ set; (none abort)
CMD52 is automatically transmitted after C52PUB (with RWREQ
set) was set and it receives proper sector data and SD controller
transmission wait state. Read-wait (DAT2=”0”) is not
automatically released (DAT2=”1”) after CMD52. Software should
clear RWREQ after response of CMD52 is finished.
Case 2:When Write transfer;
CMD52 is automatically transmitted after C52PUB is set and it
transfers proper sector data and SD Controller transmission wait
state.
Case 3:When no transaction; (It should not be used.)
When C52PUB is set, CMD52 will not be transferred.
C52PUB is not auto-cleared.
SDIO Abort Data During the reception Cancelled (IOABT)
IOABT bit should only be used in IO multiple transaction. This command is
related when it is used on multiple read/write (CMD53).
0: Cleared.
1: CMD52 (abort) is automatically transmitted when this bit is set and SD
controller transmission state can be aborted. The value in SD_ARG, set
before this register is set, will be the argument of CMD52. IOABT will not
be auto-cleared. Software needs to clear this bit after command
response.
Case 1:When Read transfer with RWREQ set;
When IOABT is set, CMD52 is transferred soon. In addition,
Read-wait (DAT2=”0”) is automatically released (DAT2=”1”) after
CMD52 (abort).
Case 2:When Read transfer without RWREQ set;
When IOABT is set, CMD52 is transferred soon.
Case 3:When Write transfer;
When IOABT is set and block data transferred completely,
CMD52 is transferred.
Case 4:When no transaction; (It should not be used.)
When IOABT is set, CMD52 will not be transferred.
0
R/W
0b
相關(guān)PDF資料
PDF描述
IT8281M Power Sequence Controller Specification　 IT8281M v0.1 (For Desktop Only) | PC Product Line
IT8282M Power Sequence Controller Specification　 IT8281M v0.1 (For Desktop Only) | PC Product Line
IT83C151C-12 CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller
IT83C151C-16 CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller
IT83C151C-20 CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IT8281M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Power Sequence Controller Specification　 IT8281M v0.1 (For Desktop Only) | PC Product Line
IT8282M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Power Sequence Controller Specification　 IT8281M v0.1 (For Desktop Only) | PC Product Line
IT82B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRIAC|200V V(DRM)|8A I(T)RMS|TO-220
IT82C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRIAC|200V V(DRM)|8A I(T)RMS|TO-220
IT82F 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRIAC|200V V(DRM)|8A I(T)RMS|TO-220
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*