參數(shù)資料
型號(hào): IT8228E
英文描述: LPC Media I/F Specification v0.2 | PC Product Line
中文描述: LPC媒體我/女規(guī)格v0.2 |個(gè)人電腦產(chǎn)品線
文件頁數(shù): 84/93頁
文件大小: 479K
代理商: IT8228E
Refer to the waveform above. The SCR IFD in the IT8228E will make sure the IFD is in data receive mode (i.e.
the SOUT from UART is high) and the RTS# should be programmed to high. The SCRCLK is then enabled to
output to the IC card (which means that the IC card can count SCRCLK clock numbers to start ATR
responses), the data transfer is then enabled, and the SCRRST is the inverse logic state of RTS#. Also, the
operation procedure guarantees the correct activation sequence even if the driver cannot program the
SCRCLK and SCRRST in the precise time points. In this way, the hardware meets the ICC specification.
www.ite.com.tw
IT8228E V0.2
74
IT8228E
Activation Sequence
For the IC card with its own internal reset, its ATR begins within 400-40000 SCRCLK cycles. If no ATR is
detected, the Smart Card IFD driver can then program the RTS# to low and cause the SCRRST to high.
For some types of IC cards without internal reset signals, it will check out the SCRRST as active low reset,
and begins its ATR within 400-40000 SCRCLK cycles from the time point of SCRRST rising edge.
The IT8228E does not support the type of IC Card that may send synchronous ATRs.
Deactivation and PTS Structure
Whenever the IC card is removed or when the IFD driver intends to power off the SCR interface, the IFD will
enter the deactivation sequence.
8.9.5
ATR and PTS Structure
The contents of the ATR (Answer-To-Reset) and PTS (Protocol-Type-Select) are defined in ISO/IEC 7816-X
standard, which must be fully communicated by the ICC Resource manager, the ICC Service provider or the
ICC application software.
After finalizing the coherent protocol, the SCR IFD enters the normal transfer mode. Since the SCRIO is the
only data channel for both data transmit and receive as defined in the ICC Specification, the IT8228E can only
support the half-duplex function. The SCRRST can be resent when a data transfer error occurs and then the
IFD driver will select a safer, lower-speed protocol to perform the data transfer again.
ATR
相關(guān)PDF資料
PDF描述
IT8281M Power Sequence Controller Specification  IT8281M v0.1 (For Desktop Only) | PC Product Line
IT8282M Power Sequence Controller Specification  IT8281M v0.1 (For Desktop Only) | PC Product Line
IT83C151C-12 CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller
IT83C151C-16 CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller
IT83C151C-20 CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IT8281M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Power Sequence Controller Specification  IT8281M v0.1 (For Desktop Only) | PC Product Line
IT8282M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Power Sequence Controller Specification  IT8281M v0.1 (For Desktop Only) | PC Product Line
IT82B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRIAC|200V V(DRM)|8A I(T)RMS|TO-220
IT82C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRIAC|200V V(DRM)|8A I(T)RMS|TO-220
IT82F 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRIAC|200V V(DRM)|8A I(T)RMS|TO-220