
4.7.1
www.ite.com.tw 20
www.iteusa.com
IT8710F Programming Guide
Game Port (Base+0h)
Bit
7
6
5
4
3
2
1
0
Signal
JBB2
JBB1
JBCY
JBCX
JAB2
JAB1
JACY
JACX
Description
Joystick B, Button 2 (pin 56 of Joystick connector)
Joystick B, Button 1 (pin 55 of Joystick connector)
Joystick B, Coordinate Y (pin 54 of Joystick connector)
Joystick B, Coordinate X (pin 53 of Joystick connector)
Joystick A, Button 2 (pin 52 of Joystick connector)
Joystick A, Button 1 (pin 51 of Joystick connector)
Joystick A, Coordinate Y (pin 50 of Joystick connector)
Joystick A, Coordinate X (pin 49 of Joystick connector)
4.8
CIR (LDN=09)
Table 4-11. Consumer IR Configuration Registers
Default
00h
Consumer IR Activate
03h
Consumer IR Base Address MSB Register
10h
Consumer IR Base Address LSB Register
0Bh
Consumer IR Interrupt Level Select
00h
Consumer IR Special Configuration Register
LDN
09h
09h
09h
09h
09h
Index
30h
60h
61h
70h
F0h
R/W
R/W
R/W
R/W
R/W
R/W
Configuration Register or Action
a. Set CIR Registers:
TX: baud rate, frequency, pulse width, pulse mode, deferral mode, RLE mode and FIFO threshold.
RX: Baud rate frequency range, sync mode and FIFO threshold.
b. Begin to Transmit/Receive Data:
TX: Before transmitting any data, the TX FIFO must be cleared first. The device then starts to transmit
one frame data into the FIFO. During data transmit, the TX FIFO byte count must be monitored
closely to ensure the byte count is remained below the maximum FIFO value, for FIFO to receive
further data. It is recommended to clear the FIFO data before the next frame data transmission
can be started.
RX: Before transmitting any data, the RX FIFO must be cleared first. RXEN and RXEND are then
enabled, and RXACT is asserted low by writing 1 to clear this bit, as illustrated in the diagram on
the next page.