- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄362819 > IXF440 LAN HUB CONTROLLER PDF資料下載
參數(shù)資料
| 型號(hào)： | IXF440 |
| 英文描述： | LAN HUB CONTROLLER |
| 中文描述： | 局域網(wǎng)集線(xiàn)器控制器 |
| 文件頁(yè)數(shù)： | 44/100頁(yè) |
| 文件大?。?/td> | 1354K |
| 代理商： | IXF440 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)當(dāng)前第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)
IXF440 Multiport 10/100 Mbps Ethernet Controller
44
Datasheet
3.3.2
Network Statistic Counters Access Rules
The network statistic counters access rules are as follows:
The counters can be accessed with a base address equal to 100H or 200H. Accessing the
counters with the 100H base address causes them to reset. Accessing them with the 200H will
not reset the counter.
Any of the counter bytes can be read without reading the other bytes. Only the accessed bytes
are reset (if accessed with the 100H base address).
The counters must be read from the lower to the upper bytes, in consecutive accesses.
The statistic counters are not writable.
Note:
Counter overflow causes it to remain fixed at the highest value it has reached.
Receive statistic counters are updated even upon receive FIFO overflow.
All the byte counters take CRC bytes into account, but exclude the framing bits in the packets.
3.4
Access Sequences
This section describes the initialization, mode change, and interrupt handling sequences for the
IXF440.
3.4.1
Initialization Sequence
Each IXF440 port must be initialized according to the following sequence:
1. Disable the port and reset it by writing:
06h to the port control register (PORT_CTR), and then
01h to the same register
2. Initialize the port by writing to the relevant configuration and serial registers.
3. Enable port operation by writing a value of 18h to the port control register (PORT_CTR).
3.4.2
Mode Change Sequence
In order to change the IXF440 working mode without impacting packet transfer, the following
sequence must be used:
1. Disable the port by writing a value of 00h to the port control register (PORT_CTR).
The number of correct received flow-control packets.
RX_PAUSE_CNT
C8H
–
CBH
The number of false carrier events detected.
RX_FALS_CRS_CNT
CCH
–
CFH
The number of received packets during which PHY symbol errors
were detected.
RX_SYM_ERR_CNT
D0H
–
D3H
Table 6. Network Statistic Register Mapping (Sheet 3 of 3)
Register Description
Mnemonic
I/O Address
Offset
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IXF6048 | Telecommunication IC |
| IXFH42N20S | TRANSISTOR | MOSFET | N-CHANNEL | 200V V(BR)DSS | 42A I(D) | TO-247VAR |
| IXFH4N100Q | TRANSISTOR | MOSFET | N-CHANNEL | 1KV V(BR)DSS | 4A I(D) | TO-247AD |
| IXFH50N20S | TRANSISTOR | MOSFET | N-CHANNEL | 200V V(BR)DSS | 50A I(D) | TO-264AA |
| IXFH58N20S | TRANSISTOR | MOSFET | N-CHANNEL | 200V V(BR)DSS | 58A I(D) | TO-247VAR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IXF-45A15AF | 制造商:ILSI 制造商全稱(chēng):ILSI America LLC 功能描述:Crystal Filter 3 Lead Metal Package |
| IXF-45A15AT | 制造商:ILSI 制造商全稱(chēng):ILSI America LLC 功能描述:Crystal Filter 3 Lead Metal Package |
| IXF-45A15BF | 制造商:ILSI 制造商全稱(chēng):ILSI America LLC 功能描述:Crystal Filter 3 Lead Metal Package |
| IXF-45A15BT | 制造商:ILSI 制造商全稱(chēng):ILSI America LLC 功能描述:Crystal Filter 3 Lead Metal Package |
| IXF-45A15CF | 制造商:ILSI 制造商全稱(chēng):ILSI America LLC 功能描述:Crystal Filter 3 Lead Metal Package |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。