
Datasheet
vii
IXF440 Multiport 10/100 Mbps Ethernet Controller
Figures
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
IXF440 Block Diagram ..........................................................................................9
Transmit Flow Diagram .......................................................................................51
Receive Flow Diagram ........................................................................................55
Transmit Start-of-Packet Timing..........................................................................71
Transmit End-of-Packet Timing...........................................................................72
Transmit FIFO Control Timing.............................................................................72
Transmit txrdy Timing..........................................................................................73
Receive Start-of-Packet Timing...........................................................................73
Receive End-of-Packet Timing............................................................................74
Fastest Receive Reaccess After EOP.................................................................74
Receive rxfail Timing...........................................................................................75
Receive rxabt Timing...........................................................................................75
Receive rxkep Timing..........................................................................................76
Receive Header Replay Timing...........................................................................76
Receive FIFO Control Timing..............................................................................76
Receive rxrdy Timing...........................................................................................77
Consecutive Transmit-Transmit Timing...............................................................77
Consecutive Transmit-Receive Timing................................................................78
Consecutive Receive-Transmit Timing................................................................78
Consecutive Receive-Receive Timing.................................................................78
Packet Transmission Timing...............................................................................79
Packet Reception Timing ....................................................................................79
Transmission with Collision Timing .....................................................................79
False Carrier Timing............................................................................................79
IX Bus Clock Timing Diagram .............................................................................83
IX Bus Signals Timing Diagram...........................................................................84
CPU Port Read Timing Diagram.........................................................................86
CPU Port Write Timing Diagram .........................................................................86
MII/SYM Clock Timing Diagram ..........................................................................88
MII/SYM Port Transmit Timing Diagram..............................................................88
MII/SYM Port Receive Timing Diagram...............................................................89
MII/SYM Port Carrier Sense and Collision Timing Diagram................................89
JTAG Port Timing Diagram .................................................................................90
Part Marking.......................................................................................................93
352-BGA Package - Bottom View.......................................................................93
Side View ............................................................................................................94
A
–
A Section View................................................................................................94