- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379245 > IZ74LV174 (INTEGRAL JOINT STOCK COMPANY) Hex D-type flip-flop with reset; positive edge-trigger PDF資料下載
參數(shù)資料
| 型號(hào)： | IZ74LV174 |
| 廠商： | INTEGRAL JOINT STOCK COMPANY |
| 英文描述： | Hex D-type flip-flop with reset; positive edge-trigger |
| 中文描述： | 六角D型觸發(fā)器的復(fù)位觸發(fā)器，上升沿觸發(fā) |
| 文件頁數(shù)： | 1/6頁 |
| 文件大小： | 50K |
| 代理商： | IZ74LV174 |
TECHNICAL DATA
1
INTEGRAL
Hex D-type flip-flop with reset; positive edge-trigger
The 74LV174 is a low–voltage Si–gate CMOS device and is pin and
function compatible with the 74HC/HCT174.
The 74LV174 has six edge–triggered D–type flip–flops with individual D
inputs and Q outputs. The common clock (CP) and master reset (MR)
inputs load and reset (clear) all flip–flops simultaneously.
The register is fully edge–triggered. The state of each D input, one set–
up time prior to the LOW–to–HIGH clock transition, is transferred to the
corresponding output of the flip–flop.
A LOW level on the MR input forces all outputs LOW, independently of
clock or data inputs.
The device is useful for applications requiring true outputs only and
clock and master reset inputs that are common to all storage elements.
Output voltage levels are compatible with input levels of CMOS,
NMOS and TTL IC
S
Supply voltage range: 1.2 to 5.5 V
Low input current: 1.0
μ
à; 0.1
μ
à at ò = 25
°
Output current: 6 mA at Vcc = 3.0 V; 12 mA at Vcc = 4.5 V
High Noise Immunity Characteristic of CMOS Devices
IN74LV174
ORDERING INFORMATION
IN74LV174N Plastic
IN74LV174D SOIC
IZ74LV174 Chip
T
A
= -40
°
to 125
°
C for all packages
FUNCTION TABLE
Inputs
Outputs
MR
CP
Dn
Qn
L
X
X
L
H
H
H
H
L
L
H
L
X
no change
H
X
no change
H= high level
L = low level
X = don’t care
LOGIC DIAGRAM
PIN 16=V
CC
PIN 08 = GND
PIN ASSIGNMENT
1
2
3
5
4
6
7
8
GND
16
15
14
13
12
11
10
9
VCC
Q5
MR
Q0
D0
D1
Q1
D2
Q2
D5
D4
Q4
D3
Q3
CP
MR
CP
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IZ74LV32 | Quad 2-Input OR Gate |
| IZ74LV620 | OCTAL 3-STATE INVERTING BUS TRANSCEIVER |
| IZ74LV623 | OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER |
| J105 | N-Channel JFETs |
| J106 | N-Channel JFETs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IZ74LV240 | 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:OCTAL BUFFER/LINE DRIVE; 3-STATE |
| IZ74LV241 | 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:OCTAL BUFFER/LINE DRIVE; 3-STATE |
| IZ74LV244 | 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:OCTAL BUFFER/LINE DRIVER 3-STATE |
| IZ74LV273 | 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:Octal D Flip-Flop with Common Clock and Reset |
| IZ74LV32 | 制造商:SLS 制造商全稱:System Logic Semiconductor 功能描述:Quad 2-Input OR Gate |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。