- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379245 > IZ74LV32 (System Logic Semiconductor Co., Ltd.) Quad 2-Input OR Gate PDF資料下載
參數(shù)資料
| 型號(hào)： | IZ74LV32 |
| 廠商： | System Logic Semiconductor Co., Ltd. |
| 英文描述： | Quad 2-Input OR Gate |
| 中文描述： | 四2輸入或門 |
| 文件頁數(shù)： | 2/6頁 |
| 文件大?。?/td> | 58K |
| 代理商： | IZ74LV32 |
SL74LV32
2
S ystem Logic
Semiconductor
SLS
MAXIMUM RATINGS
*
Symbol
Parameter
Value
Unit
V
CC
I
IK
*
1
I
OK
*
2
I
O
*
3
DC supply voltage (Referenced to GND)
-0.5
÷
+5.0
±
20
±
50
±
25
V
DC input diode current
mA
DC output diode current
mA
DC output source or sink current
-bus driver outputs
mA
I
CC
DC V
CC
current for types with
- bus driver outputs
±
50
mA
I
GND
DC GND current for types with
- bus driver outputs
±
50
mA
P
D
Power dissipation per package, plastic DIP+
SOIC package+
750
500
mW
Tstg
Storage temperature
-65
÷
+150
°
C
°
C
T
L
Lead temperature, 1.5 mm from Case for 10 seconds
(Plastic DIP ), 0.3 mm (SOIC Package)
260
*
Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.
+Derating - Plastic DIP: - 12 mW/
°
C from 70
°
to 125
°
C
SOIC Package: : - 8 mW/
°
C from 70
°
to 125
°
C
*
1
: V
I
<
-0.5V or V
I
>
V
CC
+0.5V
*
2
: Vo
<
-0.5V or Vo
>
V
CC
+0.5V
*
3
: -0.5V
<
Vo
<
V
CC
+0.5V
RECOMMENDED OPERATING CONDITIONS
Symbol
Parameter
Min
Max
Unit
V
CC
DC Supply Voltage (Referenced to GND)
1.2
3.6
V
V
IN
, V
OUT
DC Input Voltage, Output Voltage (Referenced to GND)
0
V
CC
V
T
A
Operating Temperature, All Package Types
-40
+125
°
C
t
r
, t
f
Input Rise and Fall Time
V
CC
=1.2 V
V
CC
=2.0 V
V
CC
=3.0 V
V
CC
=3.6 V
0
0
0
0
1000
700
500
400
ns
This device contains protection circuitry to guard against damage due to high static voltages or electric
fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages
to this high-impedance circuit. For proper operation, V
IN
and V
OUT
should be constrained to the range GND
≤
(V
IN
or
V
OUT
)
≤
V
CC
.
Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V
CC
). Unused
outputs must be left open.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IZ74LV620 | OCTAL 3-STATE INVERTING BUS TRANSCEIVER |
| IZ74LV623 | OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER |
| J105 | N-Channel JFETs |
| J106 | N-Channel JFETs |
| J107 | N-Channel JFETs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IZ74LV574 | 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:Octal D-type flip-flop; positive edge-trigger (3-State) |
| IZ74LV620 | 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:OCTAL 3-STATE INVERTING BUS TRANSCEIVER |
| IZ74LV623 | 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:OCTAL 3-STATE NONINVERTING BUS TRANSCEIVER |
| IZ74LV74 | 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:Dual D-type flip-flop with set and reset; positive-edge trigger |
| IZ74LVU04 | 制造商:INTEGRAL 制造商全稱:INTEGRAL 功能描述:HEX INVERTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。