參數(shù)資料
型號： JS28F640P30T85
廠商： INTEL CORP
元件分類： DRAM
英文描述： Intel StrataFlash Embedded Memory
中文描述： 4M X 16 FLASH 1.8V PROM, 85 ns, PDSO56
封裝： 14 X 20 MM, LEAD FREE, TSOP-56
文件頁數(shù)： 49/102頁
文件大?。?/td> 1609K
代理商： JS28F640P30T85
1-Gbit P30 Family
Datasheet
Intel StrataFlash
Embedded Memory (P30)
Order Number: 306666, Revision: 001
April 2005
49
9.1.2
Writes
To perform a write operation, both CE# and WE# are asserted while RST# and OE# are deasserted.
During a write operation, address and data are latched on the rising edge of WE# or CE#,
whichever occurs first.
Table 20, “Command Bus Cycles” on page 50
shows the bus cycle
sequence for each of the supported device commands, while
Table 21, “Command Codes and
Definitions” on page 51
describes each command. See
Section 7.0, “AC Characteristics” on
page 33
for signal-timing details.
Note:
Write operations with invalid V
CC
and/or V
PP
voltages can produce spurious results and should not
be attempted.
9.1.3
Output Disable
When OE# is deasserted, device outputs DQ[15:0] are disabled and placed in a high
-
impedance
(High-Z) state, WAIT is also placed in High-Z.
9.1.4
Standby
When CE# is deasserted the device is deselected and placed in standby, substantially reducing
power consumption. In standby, the data outputs are placed in High-Z, independent of the level
placed on OE#. Standby current, I
CCS
, is the average current measured over any 5 ms time interval,
5
μ
s after CE# is deasserted. During standby, average current is measured over the same time
interval 5
μ
s after CE# is deasserted.
When the device is deselected (while CE# is deasserted) during a program or erase operation, it
continues to consume active power until the program or erase operation is completed.
9.1.5
Reset
As with any automated device, it is important to assert RST# when the system is reset. When the
system comes out of reset, the system processor attempts to read from the flash memory if it is the
system boot device. If a CPU reset occurs with no flash memory reset, improper CPU initialization
may occur because the flash memory may be providing status information rather than array data.
Flash memory devices from Intel allow proper CPU initialization following a system reset through
the use of the RST# input. RST# should be controlled by the same low-true reset signal that resets
the system CPU.
After initial power-up or reset, the device defaults to asynchronous Read Array, and the Status
Register is set to 0x80. Asserting RST# de-energizes all internal circuits, and places the output
drivers in High-Z. When RST# is asserted, the device shuts down the operation in progress, a
process which takes a minimum amount of time to complete. When RST# has been deasserted, the
device is reset to asynchronous Read Array state.
Note:
If RST# is asserted during a program or erase operation, the operation is terminated and the
memory contents at the aborted location (for a program) or block (for an erase) are no longer valid,
because the data may have been only partially written or erased.
When returning from a reset (RST# deasserted), a minimum wait is required before the initial read
access outputs valid data. Also, a minimum delay is required after a reset before a write cycle can
be initiated. After this wake
-
up interval passes, normal operation is restored. See
Section 7.0, “AC
Characteristics” on page 33
for details about signal-timing.
相關(guān)PDF資料
PDF描述
JS28F128P30B85 Intel StrataFlash Embedded Memory
JS4PS-1W Power Splitter/Combiner
JSPHS-1000 180?Voltage Variable, 700 to 1000 MHz
JSPHS-12 Phase Shifter
JSPHS-150 Narrow Band Phase Shifter 50ohm 180 Voltage Variable 100 to 150 MHz
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
JS28F640P30T85A 功能描述:IC FLASH 64MBIT 85NS 56TSOP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:StrataFlash™ 標(biāo)準(zhǔn)包裝:1 系列:- 格式 - 存儲器:RAM 存儲器類型:SDRAM 存儲容量:256M（8Mx32） 速度:143MHz 接口:并聯(lián) 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應(yīng)商設(shè)備封裝:90-VFBGA（8x13） 包裝:托盤 其它名稱:Q2841869
JS28F640P30TF75A 制造商:Micron Technology Inc 功能描述:PARALLEL NOR - Trays 制造商:Micron Technology Inc 功能描述:MICJS28F640P30TF75A 64MB NOR FLASH MEMOR 制造商:Micron Technology Inc 功能描述:NOR Flash Parallel/Serial 1.8V 64Mbit 4M x 16bit 75ns 56-Pin TSOP Tray 制造商:Micron Technology Inc 功能描述:IC FLASH 64MBIT 75NS 56TSOP
JS28F640P33B85A 功能描述:IC FLASH 64MBIT 85NS 56TSOP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:StrataFlash™ 產(chǎn)品變化通告:Product Discontinuation 26/Apr/2010 標(biāo)準(zhǔn)包裝:136 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步，DDR II 存儲容量:18M（1M x 18） 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應(yīng)商設(shè)備封裝:165-CABGA（13x15） 包裝:托盤 其它名稱:71P71804S200BQ
JS28F640P33BF70A 制造商:Micron Technology Inc 功能描述:NOR Flash Parallel/Serial 2.5V/3.3V 64Mbit 4M x 16bit 70ns 56-Pin TSOP Tray 制造商:Micron Technology Inc 功能描述:PARALLEL NOR - Trays 制造商:Micron Technology Inc 功能描述:FLASH PARALLEL 64MBIT 56TSO 制造商:Micron Technology Inc 功能描述:FLASH, PARALLEL, 64MBIT, 56TSOP 制造商:Micron Technology Inc 功能描述:FLASH, PARALLEL, 64MBIT, 56TSOP; Memory Type:Flash - NOR; Memory Size:64Mbit; Memory Configuration:4M x 16bit; Supply Voltage Min:2.3V; Supply Voltage Max:3.6V; Memory Case Style:TSOP; No. of Pins:56; Clock Frequency:40MHz; Access ;RoHS Compliant: Yes
JS28F640P33T85A 功能描述:IC FLASH 64MBIT 85NS 56TSOP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:StrataFlash™ 產(chǎn)品變化通告:Product Discontinuation 26/Apr/2010 標(biāo)準(zhǔn)包裝:136 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步，DDR II 存儲容量:18M（1M x 18） 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應(yīng)商設(shè)備封裝:165-CABGA（13x15） 包裝:托盤 其它名稱:71P71804S200BQ
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*