- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374277 > K4N51163QC-ZC (SAMSUNG SEMICONDUCTOR CO. LTD.) 512Mbit gDDR2 SDRAM PDF資料下載
參數(shù)資料
| 型號： | K4N51163QC-ZC |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 512Mbit gDDR2 SDRAM |
| 中文描述： | 512MB的GDDR2 SDRAM的 |
| 文件頁數(shù)： | 58/64頁 |
| 文件大?。?/td> | 1420K |
| 代理商： | K4N51163QC-ZC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁當(dāng)前第58頁第59頁第60頁第61頁第62頁第63頁第64頁
- 58 -
Rev 1.5 Oct. 2005
512M gDDR2 SDRAM
K4N51163QC-ZC
gDDR2 SDRAM input clock frequency can be changed under following condition :
gDDR2 SDRAM is in precharged power down mode. ODT must be turned off and CKE must be at logic LOW level. A minimum of 2
clocks must be waited after CKE goes LOW before clock frequency may change. SDRAM input clock frequency is allowed to change
only within minimum and maximum operating frequency specified for the particular speed grade. During input clock frequency change,
ODT and CKE must be held at stable LOW levels. Once input clock frequency is changed, stable new clocks must be provided to
DRAM before precharge power down may be exited and DLL must be RESET via EMRS after precharge power down exit. Depending
on new clock frequency an additional MRS command may need to be issued to appropriately set the WR, CL etc.. During DLL re-lock
period, ODT must remain off. After the DLL lock time, the DRAM is ready to operate with new clock frequency.
CK
CKE
T0
T4
Tx+1
Ty
Ty+1
Ty+2
T1
T2
Tx
CK
Valid
DLL
RESET
NOP
200 Clocks
Frequency Change
Occurs here
Ty+3
Tz
NOP
NOP
NOP
NOP
tRP
Clock Frequency Change in Precharge Power Down Mode
tXP
tAOFD
Stable new clock
before power down exit
ODT is off during
DLL RESET
Minimum 2 clocks
required before
changing frequency
ODT
CMD
Ty+4
No Operation Command
The No Operation Command should be used in cases when the gDDR2 SDRAM is in an idle or a wait state. The purpose of the No
Operation Command (NOP) is to prevent the gDDR2 SDRAM from registering any unwanted commands between operations. A No
Operation Command is registered when CS is low with RAS, CAS, and WE held high at the rising edge of the clock. A No Operation
Command will not terminate a previous operation that is still executing, such as a burst read or write cycle.
Deselect Command
The Deselect Command performs the same function as a No Operation Command. Deselect Command occurs when CS is brought
high at the rising edge of the clock, the RAS, CAS, and WE signals become don’t cares.
Input Clock Frequency Change during Precharge Power Down
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K4N51163QC-ZC25 | ; Filter Type:RFI; Current Rating:180A; Voltage Rating:480V; Series:FN258 RoHS Compliant: Yes |
| K4N51163QC-ZC2A | 512Mbit gDDR2 SDRAM |
| K4N51163QC-ZC33 | 512Mbit gDDR2 SDRAM |
| K4N51163QC-ZC36 | 512Mbit gDDR2 SDRAM |
| K4R271669B-N(M)CG6 | 256K x 16/18 bit x 32s banks Direct RDRAMTM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4N51163QC-ZC25 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Mbit gDDR2 SDRAM |
| K4N51163QC-ZC2A | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Mbit gDDR2 SDRAM |
| K4N51163QC-ZC33 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Mbit gDDR2 SDRAM |
| K4N51163QC-ZC36 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512Mbit gDDR2 SDRAM |
| K4N51163QG | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:Graphic Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。