
Direct RDRAM
K4R571669D/K4R881869D
Page 15
Version 1.4 July 2002
Timing Parameters
Table 13: Timing Parameter Summary
Parameter
Description
Min
-32P
-1066
Min
-32
-1066
Min
-35
-1066
Min
-40
-800
Min
-45
-800
Max
Units
Figure(s)
t
RC
Row Cycle time of RDRAM banks -the interval between ROWA pack-
ets with ACT commands to the same bank.
28
28
32
28
28
-
t
CYCLE
Figure 16
Figure 17
t
RAS
RAS-asserted time of RDRAM bank - the interval between ROWA
packet with ACT command and next ROWR packet with PRER
a
com-
mand to the same bank.
20
20
22
20
20
64
μ
s
b
t
CYCLE
Figure 16
Figure 17
t
RP
Row Precharge time of RDRAM banks - the interval between ROWR
packet with PRER
a
command and next ROWA packet with ACT com-
mand to the same bank.
8
8
10
8
8
-
t
CYCLE
Figure 16
Figure 17
t
PP
Precharge-to-precharge time of RDRAM device - the interval between
successive ROWR packets with PRER
a
commands to any banks of the
same device.
8
8
8
8
8
-
t
CYCLE
Figure 13
t
RR
RAS-to-RAS time of RDRAM device - the interval between successive
ROWA packets with ACT commands to any banks of the same device.
8
8
8
8
8
-
t
CYCLE
Figure 14
t
RCD
RAS-to-CAS Delay - the interval from ROWA packet with ACT com-
mand to COLC packet with RD or WR command). Note - the RAS-to-
CAS delay seen by the RDRAM core (t
RCD-C
) is equal to t
RCD-C
= 1 +
t
RCD
because of differences in the row and column paths through the
RDRAM interface.
9
9
9
7
9
-
t
CYCLE
Figure 16
Figure 17
t
CAC
CAS Access delay - the interval from RD command to Q read data. The
equation for t
CAC
is given in the TPARM register in Figure 40.
8
9
9
8
8
12
t
CYCLE
Figure 5
Figure 40
t
CWD
CAS Write Delay (interval from WR command to D write data.
6
6
6
6
6
6
t
CYCLE
Figure 5
t
CC
CAS-to-CAS time of RDRAM bank - the interval between successive
COLC commands).
4
4
4
4
4
-
t
CYCLE
Figure 16
Figure 17
t
PACKET
Length of ROWA, ROWR, COLC, COLM or COLX packet.
4
4
4
4
4
4
t
CYCLE
Figure 3
t
RTR
Interval from COLC packet with WR command to COLC packet which
causes retire, and to COLM packet with bytemask.
8
8
8
8
8
-
t
CYCLE
Figure 18
t
OFFP
The interval (offset) from COLC packet with RDA command, or from
COLC packet with retire command (after WRA automatic precharge),
or from COLC packet with PREC command, or from COLX packet
with PREX command to the equivalent ROWR packet with PRER. The
equation for t
OFFP
is given in the TPARM register in Figure 40.
4
4
4
4
4
4
t
CYCLE
Figure 15
Figure 40
t
RDP
Interval from last COLC packet with RD command to ROWR packet
with PRER.
4
4
4
4
4
-
t
CYCLE
Figure 16
t
RTP
Interval from last COLC packet with automatic retire command to
ROWR packet with PRER.
4
4
4
4
4
-
t
CYCLE
Figure 17
a. Or equivalent PREC or PREX command. See Figure 15.
b. This is a constraint imposed by the core, and is therefore in units of
μ
s rather than t
CYCLE
.