- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374277 > K4R881869M-NbCcG6 (SAMSUNG SEMICONDUCTOR CO. LTD.) 288Mbit RDRAM 512K x 18 bit x 2*16 Dependent Banks Direct RDRAMTM PDF資料下載
參數(shù)資料
| 型號(hào)： | K4R881869M-NbCcG6 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 288Mbit RDRAM 512K x 18 bit x 2*16 Dependent Banks Direct RDRAMTM |
| 中文描述： | 288Mbit RDRAM的為512k × 18位× 2 * 16屬銀行直接RDRAMTM |
| 文件頁數(shù)： | 43/64頁 |
| 文件大?。?/td> | 4084K |
| 代理商： | K4R881869M-NBCCG6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當(dāng)前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
Page 41
Direct RDRAM
K4R881869M
Rev. 0.9 Jan. 2000
Preliminary
Figure 48: NAP and PDN Exit
Figure 49: NAP Entry/Exit Windows (left) and PDN Entry/Exit Windows (right)
CTM/CFM
DQA8..0
DQB8..0
COL4
..COL0
ROW2
..ROW0
T
0
T
4
T
8
T
12
T
1
T
5
T
9
T
13
T
2
T
6
T
10
T
14
T
3
T
7
T
11
T
15
T
16
T
20
T
24
T
28
T
17
T
21
T
25
T
29
T
18
T
22
T
26
T
30
T
19
T
23
T
27
T
31
T
32
T
36
T
40
T
44
T
33
T
37
T
41
T
45
T
34
T
38
T
42
T
46
T
35
T
39
T
43
T
47
ROP
DQS=0
b,c
SCK
CMD
SIO0
SIO1
0
1
0/1
a
0/1
a
PDEV5..0
b
PDEV5..0
b
DQS=1
b
t
S3
t
S3
t
H3
t
H3
t
CE
a
Use 0 for NAP exit, 1 for PDN exit
b
Device selection timing slot is selected by DQS field of NAPX register
The packet is repeated
from SIO0 to SIO1
restricted
Power
State
DQS=0
b
DQS=1
b
d
Exit to STBY or ATTN depends upon whether RLXR was
asserted at NAP or PDN entry time
t
S4
t
H4
restricted
STBY/ATTN
d
NAP/PDN
(
NAPX)t
SCYCLE
)/(
256PDNXt
SCYCLE
)
t
S4
t
H4
COP
XOP
No ROW packets may
overlap the restricted interval
No COL packets may
overlap the restricted interval
if device PDEV is exiting the
NAP-A or PDN-A states
ROP
COP
XOP
c
The DQS field must be written with
“
1
“
for this RDRAM.
If PSX=1 in Init register, then
NAP/PDN exit is broadcast
(no PDEV field).
Effective hold becomes
t
H4
’=t
H4
+[PDNXA64t
SCYCLE
+t
PDNXB,MAX
]-[PDNX256t
SCYCLE
]
if [PDNX256t
SCYCLE
] < [PDNXA64t
SCYCLE
+t
PDNXB,MAX
].
t
PU0
= 5t
CYCLE
+ (2+256PDNX)t
SCYCLE
t
PU1
= 8t
CYCLE
- (0.5t
SCYCLE
)
= 23t
CYCLE
if PSR=0
if PSR=1
CTM/CFM
CMD
SCK
ROW2
..ROW0
T
0
T
4
T
8
T
12
T
1
T
5
T
9
T
13
T
2
T
6
T
10
T
14
T
3
T
7
T
11
T
15
T
16
T
20
T
17
T
21
T
18
T
22
T
19
T
23
NAPR
T
0
T
4
T
8
T
12
T
1
T
5
T
9
T
13
T
2
T
6
T
10
T
14
T
3
T
7
T
11
T
15
T
16
T
20
T
17
T
21
T
18
T
19
t
t
NU0
= 5t
CYCLE
+ (2+NAPX)t
SCYCLE
t
NU1
= 8t
CYCLE
- (0.5t
SCYCLE
)
= 23t
CYCLE
no entry to NNU0
PDNR
nNU1
t
t
PU0
nPU1
t
if NSR=0
if NSR=1
NAP entry
PDN entry
no entry to NAP or PDN
0
1
NAP exit
0
1
PDN exit
0
1
CTM/CFM
CMD
SCK
ROW2
..ROW0
0
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K4R881869M-NCK7 | 288Mbit RDRAM 512K x 18 bit x 2*16 Dependent Banks Direct RDRAMTM |
| K4R881869M-NCK8 | 288Mbit RDRAM 512K x 18 bit x 2*16 Dependent Banks Direct RDRAMTM |
| K4S280432A | 128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL |
| K4S280432C | 128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL |
| K4S280432F-UC | 128Mb F-die SDRAM Specification 54 TSOP-II with Pb-Free (RoHS compliant) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4R881869M-NCK7 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:288Mbit RDRAM 512K x 18 bit x 2*16 Dependent Banks Direct RDRAMTM |
| K4R881869M-NCK8 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:288Mbit RDRAM 512K x 18 bit x 2*16 Dependent Banks Direct RDRAMTM |
| K4R881869M-NCK8000 | 制造商:Samsung SDI 功能描述: |
| K4S160822D | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2Mx8 SDRAM 1M x 8bit x 2 Banks Synchronous DRAM LVTTL |
| K4S160822DT-G/F10 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2Mx8 SDRAM 1M x 8bit x 2 Banks Synchronous DRAM LVTTL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。