- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374277 > K4S280432F-UL75 (SAMSUNG SEMICONDUCTOR CO. LTD.) 128Mb F-die SDRAM Specification 54 TSOP-II with Pb-Free (RoHS compliant) PDF資料下載
參數(shù)資料
| 型號(hào)： | K4S280432F-UL75 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 128Mb F-die SDRAM Specification 54 TSOP-II with Pb-Free (RoHS compliant) |
| 中文描述： | 128Mb的的F -模與鉛SDRAM的規(guī)格54 TSOP-II免費(fèi)（符合RoHS） |
| 文件頁(yè)數(shù)： | 3/14頁(yè) |
| 文件大小： | 145K |
| 代理商： | K4S280432F-UL75 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
SDRAM 128Mb F-die (x4, x8, x16)
CMOS SDRAM
Rev. 1.2 August 2004
Part No.
Orgainization
32M x 4
16M x 8
8M x 16
Max Freq.
133MHz
133MHz
166MHz
Interface
LVTTL
LVTTL
LVTTL
Package
54pin TSOP(II)
54pin TSOP(II)
54pin TSOP(II)
K4S280432F-UC(L)75
K4S280832F-UC(L)75
K4S281632F-UC(L)60/75
The K4S280432F / K4S280832F / K4S281632F is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x
8,388,608 words by 4 bits / 4 x 4,194,304 words by 8 bits / 4 x 2,097,152 words by 16 bits, fabricated with SAMSUNG
′
s high perfor-
mance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible
on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to
be useful for a variety of high bandwidth, high performance memory system applications.
JEDEC standard 3.3V power supply
LVTTL compatible with multiplexed address
Four banks operation
MRS cycle with address key programs
-. CAS latency (2 & 3)
-. Burst length (1, 2, 4, 8 & Full page)
-. Burst type (Sequential & Interleave)
All inputs are sampled at the positive going edge of the system clock.
Burst read single-bit write operation
DQM (x4,x8) & L(U)DQM (x16) for masking
Auto & self refresh
64ms refresh period (4K Cycle)
54 TSOP(II
)
Pb-free Package
RoHS compliant
GENERAL DESCRIPTION
FEATURES
8M x 4Bit x 4 Banks / 4M x 8Bit x 4 Banks / 2M x 16Bit x 4 Banks SDRAM
Ordering Information
Row & Column address configuration
Organization
32Mx4
16Mx8
8Mx16
Row Address
A0~A11
A0~A11
A0~A11
Column Address
A0-A9, A11
A0-A9
A0-A8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K4S280432F-UC75 | 128Mb F-die SDRAM Specification 54 TSOP-II with Pb-Free (RoHS compliant) |
| K4S280432M | 128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL |
| K4S280832A | 128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTL |
| K4S280832B-TC10 | 4M x 8Bit x 4 Banks Sychronous DRAM |
| K4S280832B-TC1H | 4M x 8Bit x 4 Banks Sychronous DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4S280432I | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:SDRAM Product Guide |
| K4S280432K | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:SDRAM Product Guide |
| K4S280432M | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL |
| K4S280432M-TC/L10 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL |
| K4S280432M-TC/L1H | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit SDRAM 8M x 4Bit x 4 Banks Synchronous DRAM LVTTL |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。