- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374280 > K4S51323LF-F1L (SAMSUNG SEMICONDUCTOR CO. LTD.) connector PDF資料下載
參數(shù)資料
| 型號： | K4S51323LF-F1L |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | connector |
| 中文描述： | 連接器 |
| 文件頁數(shù)： | 7/12頁 |
| 文件大小： | 144K |
| 代理商： | K4S51323LF-F1L |
K4S51323LF - M(E)C/L/F
September 2004
7
Mobile SDRAM
OPERATING AC PARAMETER
(AC operating conditions unless otherwise noted)
NOTES:
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time
and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. Minimum tRDL=2CLK and tDAL(= tRDL + tRP) is required to complete both of last data write command(tRDL) and precharge command(tRP).
4. All parts allow every cycle column address change.
5. In case of row precharge interrupt, auto precharge and read burst stop.
Parameter
Symbol
Version
Unit
Note
-75
-1H
-1L
Row active to row active delay
t
RRD
(min)
15
18
18
ns
1
RAS to CAS delay
t
RCD
(min)
18
18
24
ns
1
Row precharge time
t
RP
(min)
18
18
24
ns
1
Row active time
t
RAS
(min)
45
50
60
ns
1
t
RAS
(max)
100
us
Row cycle time
t
RC
(min)
63
68
84
ns
1
Last data in to row precharge
t
RDL
(min)
2
CLK
2
Last data in to Active delay
t
DAL
(min)
tRDL + tRP
-
3
Last data in to new col. address delay
t
CDL
(min)
1
CLK
2
Last data in to burst stop
t
BDL
(min)
1
CLK
2
Col. address to col. address delay
t
CCD
(min)
1
CLK
4
Number of valid output data
CAS latency=3
2
ea
5
Number of valid output data
CAS latency=2
1
Number of valid output data
CAS latency=1
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K4S51323LF-L | 4M x 32Bit x 4 Banks Mobile SDRAM in 90FBGA |
| K4S560432D | 16M x 4bit x 4 Banks Synchronous DRAM LVTTL |
| K4S560432D-TC1H | 16M x 4bit x 4 Banks Synchronous DRAM LVTTL |
| K4S560432D-TC1L | 16M x 4bit x 4 Banks Synchronous DRAM LVTTL |
| K4S560432D-TC75 | 16M x 4bit x 4 Banks Synchronous DRAM LVTTL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K4S51323LF-F75 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:4M x 32Bit x 4 Banks Mobile SDRAM in 90FBGA |
| K4S51323LF-L | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:4M x 32Bit x 4 Banks Mobile SDRAM in 90FBGA |
| K4S51323LF-MC | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:4M x 32Bit x 4 Banks Mobile SDRAM in 90FBGA |
| K4S51323P | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:4M x 32Bit x 4 Banks Mobile-SDRAM |
| K4S51323PF-MEF1L | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:4M x 32Bit x 4 Banks Mobile-SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。