參數(shù)資料
型號: K7I321882M
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
元件分類: DRAM
英文描述: 1Mx36 & 2Mx18 DDRII CIO b2 SRAM
中文描述: 1Mx36
文件頁數(shù): 2/17頁
文件大小: 377K
代理商: K7I321882M
1Mx36 & 2Mx18 DDRII CIO b2 SRAM
- 2 -
Rev 2.1
July. 2004
K7I323682M
K7I321882M
1Mx36-bit, 2Mx18-bit DDRII CIO b2 SRAM
FEATURES
1.8V+0.1V/-0.1V Power Supply.
DLL circuitry for wide output data valid window and future
freguency scaling.
I/O Supply Voltage 1.5V+0.1V/-0.1V for 1.5V I/O,
1.8V+0.1V/-0.1V for 1.8V I/O
.
Pipelined, double-data rate operation.
Common data input/output bus .
HSTL I/O
Full data coherency, providing most current data.
Synchronous pipeline read with self timed late write.
Registered address, control and data input/output.
DDR(Double Data Rate) Interface on read and write ports.
Fixed 2-bit burst for both read and write operation.
Clock-stop supports to reduce current.
Two input clocks(K and K) for accurate DDR timing at clock
rising edges only.
Two input clocks for output data(C and C) to minimize
clock-skew and flight-time mismatches.
Two echo clocks (CQ and CQ) to enhance output data
traceability.
Single address bus.
Byte write (x18, x36) function.
Simple depth expansion with no data contention.
Programmable output impedance.
JTAG 1149.1 compatible test access port.
165FBGA(11x15 ball aray FBGA) with body size of 15x17mm
FUNCTIONAL BLOCK DIAGRAM
LD
R/W
BW
X
ADDRESS
A0
C
C
ADD REG
&
BURST
LOGIC
DATA
REG
CLK
GEN
CTRL
LOGIC
1Mx36
(2Mx18)
MEMORY
ARRAY
WRITE DRIVER
K
K
4(or 2)
DQ
SELECT OUTPUT CONTROL
S
W
O
O
O
Notes
: 1. Numbers in ( ) are for x18 device
19
19 (or 20)
36 (or 18)
36
72
(Echo Clock out)
CQ, CQ
Organization
Part
Number
Cycle
Time
Access
Time
Unit
X36
K7I323682M-FC25
4.0
0.45
ns
K7I323682M-FC20
5.0
0.45
ns
K7I323682M-FC16
6.0
0.50
ns
X18
K7I321882M-FC25
4.0
0.45
ns
K7I321882M-FC20
5.0
0.45
ns
K7I321882M-FC16
6.0
0.50
ns
36 (or 18)
DDRII SRAM and Double Data Rate comprise a new family of products developed by Cypress, Hitachi, IDT, Micron, NEC and Samsung technology.
(or 20)
(or 18)
(or 36)
36 (or 18)
相關PDF資料
PDF描述
K7I323682M 1Mx36 & 2Mx18 DDRII CIO b2 SRAM
K7J161882B 512Kx36 & 1Mx18 DDR II SIO b2 SRAM
K7J163682B 512Kx36 & 1Mx18 DDR II SIO b2 SRAM
K7J321882M 1Mx36 & 2Mx18 DDR II SIO b2 SRAM
K7J323682M 1Mx36 & 2Mx18 DDR II SIO b2 SRAM
相關代理商/技術參數(shù)
參數(shù)描述
K7I321884C 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1Mx36 & 2Mx18 DDRII CIO b4 SRAM
K7I323682C 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1Mx36 & 2Mx18 DDRII CIO b2 SRAM
K7I323682C-FC20000 制造商:Samsung Semiconductor 功能描述:32MSYNC DDRII, COMMON I/O SRAM 1MX36FBGA - Bulk
K7I323682C-FC20T00 制造商:Samsung Semiconductor 功能描述:32MSYNC DDRII, COMMON I/O SRAM 1MX36FBGA, T/R - Tape and Reel
K7I323682C-FC30000 制造商:Samsung 功能描述:32M 32MSYNC DOUBLE DATA RATE II, COMMON I/O X36 FBGA - Trays