- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374293 > K7J163682B (SAMSUNG SEMICONDUCTOR CO. LTD.) 512Kx36 & 1Mx18 DDR II SIO b2 SRAM PDF資料下載
參數(shù)資料
| 型號： | K7J163682B |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 512Kx36 & 1Mx18 DDR II SIO b2 SRAM |
| 中文描述： | 512Kx36 |
| 文件頁數(shù)： | 6/17頁 |
| 文件大?。?/td> | 374K |
| 代理商： | K7J163682B |
512Kx36 & 1Mx18 DDR II SIO b2 SRAM
- 6 -
Rev 3.1
July. 2004
K7J163682B
K7J161882B
Write cycles are initiated by activating R/W as low at the rising edge of the positive input clock K.
Address is presented and stored in the write address register synchronized with next K clock.
For 2-bit burst DDR operation, it will write two 36-bit or 18-bit data words with each write command.
The first "late writed" data is transfered and registered in to the device synchronous with next K clock rising edge.
Next burst data is transfered and registered synchronous with following K clock rising edge.
Continuous write operations are initated with K rising edge.
And "late writed" data is presented to the device on every rising edge of both K and K clocks.
When the LD is disabled, the K7J163682B and K7J161882B will enter into deselect mode.
The device disregards input data presented on the same cycle W disabled.
The K7J163682B and K7J161882B support byte write operations.
With activating BW
0
or BW
1
( BW
2
or BW
3 )
in write cycle, only one byte of input data is presented.
In K7J161882B, BW
0
controls write operation to D0:D8, BW
1
controls write operation to D9:D17.
And in K7J163682B BW
2
controls write operation to D18:D26, BW
3
controls write operation to D27:D35.
Write Operations
Programmable Impedance Output Buffer Operation
Single Clock Mode
Depth Expansion
The designer can program the SRAM's output buffer impedance by terminating the ZQ pin to V
SS
through a precision resistor(RQ).
The value of RQ (within 15%) is five times the output impedance desired.
For example, 250
resistor will give an output impedance of 50
.
Impedance updates occur early in cycles that do not activate the outputs, such as deselect cycles.
In all cases impedance updates are transparent to the user and do not produce access time "push-outs" or other anomalous behav-
ior in the SRAM.
There are no power up requirements for the SRAM. However, to guarantee optimum output driver impedance after power up, the
SRAM needs 1024 non-read cycles.
K7J163682B and K7J161882B can be operated with the single clock pair K and K,
insted of C or C for output clocks.
To operate these devices in single clock mode, C and C must be tied high during power up and must be maintained high
during operation.
After power up, this device can
′
t change to or from single clock mode.
System flight time and clock skew could not be compensated in this mode.
Separate input and output ports enables easy depth expansion.
Each port can be selected and deselected independently with R/W be shared among all SRAMs and provide a new LD signal
for each bank.
Before chip deselected, all read and write pending operations are completed.
Clock Consideration
K7J163682B and K7J161882B utlizes internal DLL(Delay-Locked Loops) for maximum output data valid window.
It can be placed into a stopped-clock state to minimize power with a modest restart time of 1024 clock cycles.
Circuitry automatically resets the DLL when absence of input clock is detected.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K7J321882M | 1Mx36 & 2Mx18 DDR II SIO b2 SRAM |
| K7J323682M | 1Mx36 & 2Mx18 DDR II SIO b2 SRAM |
| K7J641882M | 72Mb M-die DDRII SRAM Specification |
| K7J641882M-FC16 | 72Mb M-die DDRII SRAM Specification |
| K7J641882M-FC20 | 72Mb M-die DDRII SRAM Specification |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K7J163682B-FC25000 | 制造商:Samsung Semiconductor 功能描述:SRAM Chip Sync Dual 1.8V 18M-Bit 512K x 36 0.45ns 165-Pin FBGA |
| K7J321882C | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1Mx36 & 2Mx18 DDR II SIO b2 SRAM |
| K7J321882C-FC27000 | 制造商:Samsung Semiconductor 功能描述:32M 32MSYNC DOUBLE DATA RATE, SEPARATE I/O X18 FBGA - Trays |
| K7J321882C-FC30T00 | 制造商:Samsung Semiconductor 功能描述:32MSYNC DDRII, SEPARATE I/O SRAMX18FBGA, T/R - Tape and Reel |
| K7J321882M | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:1Mx36 & 2Mx18 DDR II SIO b2 SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。