
256Kx36 & 512Kx18 Flow-Through N
t
RAM
TM
- 3 -
Rev 3.0
Nov. 2003
K7M803625B
K7M801825B
256Kx36 & 512Kx18-Bit Flow Through N
t
RAM
TM
The K7M803625B and K7M801825B are
9,437,184-bit Synchronous Static SRAMs.
The N
t
RAM
TM
, or No Turnaround Random Access Memory uti-
lizes all bandwidth in any combination of operating cycles.
Address, data inputs, and all control signals except output
enable and linear burst order are synchronized to input clock.
Burst order control must be tied "High or Low".
Asynchronous inputs include the sleep mode enable(ZZ).
Output Enable controls the outputs at any given time.
Write cycles are internally self-timed and initiated by the rising
edge of the clock input. This feature eliminates complex off-chip
write pulse generation
and provides increased timing flexibility for incoming signals.
For read cycles, Flow-Through SRAM allows output data to
simply flow freely from the memory array.
The K7M803625B and K7M801825B are implemented with
SAMSUNG
′
s high performance CMOS technology and is avail-
able in 100pin TQFP and Multiple power and ground pins mini-
mize ground bounce.
GENERAL DESCRIPTION
FEATURES
3.3V+0.165V/-0.165V Power Supply.
I/O Supply Voltage 3.3V+0.165V/-0.165V for 3.3V I/O
or 2.5V+0.4V/-0.125V for 2.5V I/O
Byte Writable Function.
Ε
nable clock and suspend operation.
Single READ/WRITE control pin.
Self-Timed Write Cycle.
Three Chip Enable for simple depth expansion with no data
contention .
A interleaved burst or a linear burst mode.
Asynchronous output enable control.
Power Down mode.
TTL-Level Three-State Outputs.
100-TQFP-1420A
Operating in commeical and industrial temperature range.
LOGIC BLOCK DIAGRAM
FAST ACCESS TIMES
Parameter
Symbol
-65
-75
Unit
Cycle Time
t
CYC
7.5
8.5
ns
Clock Access Time
t
CD
6.5
7.5
ns
Output Enable Access Time
t
OE
3.5
3.5
ns
N
t
RAM
TM
and No Turnaround Random Access Memory are trademarks of Samsung,
and its architecture and functionalities are supported by NEC and Toshiba.
WE
BW
(x=a,b,c,d or a,b)
CLK
CKE
CS
1
CS
2
CS
2
ADV
OE
ZZ
DQa
0
~ DQd
7
or
DQa
0
~ DQb
8
DQPa ~ DQPd
ADDRESS
REGISTER
ADDRESS
REGISTER
C
L
A
′
0
~A
′
1
36 or 18
BUFFER
DATA-IN
REGISTER
K
BURST
ADDRESS
COUNTER
WRITE
CONTROL
LOGIC
C
R
K
A [0:17]or
A [0:18]
LBO
A
0
~A
1
A
2
~A
17
or
A
2
~A
18
256Kx36 , 512Kx18
MEMORY
ARRAY