- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄374294 > K7M803625B (SAMSUNG SEMICONDUCTOR CO. LTD.) 256Kx36 & 512Kx18-Bit Flow Through NtRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | K7M803625B |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 256Kx36 & 512Kx18-Bit Flow Through NtRAM |
| 中文描述： | 256Kx36 |
| 文件頁(yè)數(shù)： | 11/18頁(yè) |
| 文件大?。?/td> | 375K |
| 代理商： | K7M803625B |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
256Kx36 & 512Kx18 Flow-Through N
t
RAM
TM
- 11 -
Rev 3.0
Nov. 2003
K7M803625B
K7M801825B
AC TIMING CHARACTERISTICS
(V
DD
=3.3V+0.165V/-0.165V, T
A
=0
°
C to +70
°
C)
Notes :
1. The above parameters are also guaranteed at industrial temperature range.
2. All address inputs must meet the specified setup and hold times for all rising clock(CLK) edges when ADV is sampled low and CS is sampled
low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.
3. Chip selects must be valid at each rising edge of CLK(when ADV is Low) to remain enabled.
4. A write cycle is defined by WE low having been registerd into the device at ADV Low, A Read cycle is defined by WE High with ADV Low,
Both cases must meet setup and hold times.
5. To avoid bus contention, At a given vlotage and temperature t
LZC
is more than t
HZC.
The soecs as shown do not imply bus contention because t
LZC
is a Min. parameter that is worst case at totally different test conditions
(0
°
C,3.465V) than t
HZC
, which is a Max. parameter(worst case at 70
°
C,3.135V)
It is not possible for two SRAMs on the same board to be at such different voltage and temperatue.
PARAMETER
SYMBOL
-65
-75
UNIT
MIN
MAX
MIN
MAX
Cycle Time
t
CYC
7.5
-
8.5
-
ns
Clock Access Time
t
CD
-
6.5
-
7.5
ns
Output Enable to Data Valid
t
OE
-
3.5
-
3.5
ns
Clock High to Output Low-Z
t
LZC
2.5
-
2.5
-
ns
Output Hold from Clock High
t
OH
2.5
-
2.5
-
ns
Output Enable Low to Output Low-Z
t
LZOE
0
-
0
-
ns
Output Enable High to Output High-Z
t
HZOE
-
3.5
-
3.5
ns
Clock High to Output High-Z
t
HZC
-
3.8
-
4.0
ns
Clock High Pulse Width
t
CH
2.5
-
2.8
-
ns
Clock Low Pulse Width
t
CL
2.5
-
2.8
-
ns
Address Setup to Clock High
t
AS
1.5
-
2.0
-
ns
CKE Setup to Clock High
t
CES
1.5
-
2.0
-
ns
Data Setup to Clock High
t
DS
1.5
-
2.0
-
ns
Write Setup to Clock High (WE, BW
X
)
t
WS
1.5
-
2.0
-
ns
Address Advance Setup to Clock High
t
ADVS
1.5
-
2.0
-
ns
Chip Select Setup to Clock High
t
CSS
1.5
-
2.0
-
ns
Address Hold from Clock High
t
AH
0.5
-
0.5
-
ns
CKE Hold from Clock High
t
CEH
0.5
-
0.5
-
ns
Data Hold from Clock High
t
DH
0.5
-
0.5
-
ns
Write Hold from Clock High (WE, BW
X
)
t
WH
0.5
-
0.5
-
ns
Address Advance Hold from Clock High
t
ADVH
0.5
-
0.5
-
ns
Chip Select Hold from Clock High
t
CSH
0.5
-
0.5
-
ns
ZZ High to Power Down
t
PDS
2
-
2
-
cycle
ZZ Low to Power Up
t
PUS
2
-
2
-
cycle
Output Load(B),
(for t
LZC
, t
LZOE
, t
HZOE
& t
HZC
)
Dout
353
/
1538
5pF*
+3.3V for 3.3V I/O
/+2.5V for 2.5V I/O
319
/
1667
Fig. 1
* Including Scope and Jig Capacitance
Output Load(A)
Dout
Zo=50
RL=50
VL=1.5V for 3.3V I/O
V
DDQ
/2 for 2.5V I/O
30pF*
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K7N161801M | 512Kx36 & 1Mx18-Bit Pipelined NtRAM TM |
| K7N163601M | 512Kx36 & 1Mx18-Bit Pipelined NtRAM TM |
| K7N161845M | 512Kx36 & 1Mx18-Bit Pipelined NtRAMTM |
| K7N163645M | 512Kx36 & 1Mx18-Bit Pipelined NtRAMTM |
| K7N401801M | TPS55065EVM Evaluation Module |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K7M803625B_06 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Kx36 & 512Kx18 Flow-Through NtRAM |
| K7M803625B-QC65 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Kx36 & 512Kx18-Bit Pipelined NtRAMTM |
| K7M803625B-QC65/75 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Kx36 & 512Kx18-Bit Flow Through NtRAM |
| K7M803625B-QC75 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Kx36 & 512Kx18-Bit Pipelined NtRAM |
| K7M-DR40S-FAR | 制造商:IMO Precision Controls Ltd 功能描述:PLC 24IN 16 OUT AC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。