- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374294 > K7N403601M (SAMSUNG SEMICONDUCTOR CO. LTD.) TPS54162EVM Evaluation Module PDF資料下載
參數(shù)資料
| 型號： | K7N403601M |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | TPS54162EVM Evaluation Module |
| 中文描述： | 128K × 36至 |
| 文件頁數(shù)： | 9/17頁 |
| 文件大?。?/td> | 273K |
| 代理商： | K7N403601M |
K7N403601M
K7N401801M
128Kx36 & 256Kx18 Pipelined N
t
RAM
TM
- 9 -
Rev 3.0
May 1999
DC ELECTRICAL CHARACTERISTICS
(V
DD
=3.3V+0.165V/-0.165V, T
A
=0
°
C to +70
°
C)
Notes :
1. Reference AC Operating Conditions and Characteristics for input and timing.
2. Data states are all zero.
3. In Case of I/O Pins, the Max. V
IH
=V
DDQ
+0.3V
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
MAX
UNIT
NOTES
Input Leakage Current(except ZZ)
I
IL
V
DD
=Max ; V
IN
=V
SS
to V
DD
-2
+2
μ
A
μ
A
Output Leakage Current
I
OL
Output Disabled,
-2
+2
Operating Current
I
CC
V
DD
=Max I
OUT
=0mA
Cycle Time
≥
t
CYC
Min
-15
-
350
mA
1,2
-13
-
300
-10
-
250
Standby Current
I
SB
Device deselected, I
OUT
=0mA,
ZZ
≤
V
IL
, f=Max,
All Inputs
≤
0.2V or
≥
V
DD
-0.2V
-15
-
70
mA
-13
-
60
-10
-
50
I
SB1
Device deselected, I
OUT
=0mA, ZZ
≤
0.2V, f=0,
All Inputs=fixed (V
DD
-0.2V or 0.2V)
-
30
mA
I
SB2
Device deselected, I
OUT
=0mA, ZZ
≥
V
DD
-0.2V,
f=Max, All Inputs
≤
V
IL
or
≥
V
IH
-
30
mA
Output Low Voltage(3.3V I/O)
V
OL
I
OL
=8.0mA
-
0.4
V
Output High Voltage(3.3V I/O)
V
OH
I
OH
=-4.0mA
2.4
-
V
Output Low Voltage(2.5V I/O)
V
OL
I
OL
=1.0mA
-
0.4
V
Output High Voltage(2.5V I/O)
V
OH
I
OH
=-1.0mA
2.0
-
V
Input Low Voltage(3.3V I/O)
V
IL
-0.3*
0.8
V
Input High Voltage(3.3V I/O)
V
IH
2.0
V
DD
+0.5**
V
3
Input Low Voltage(2.5V I/O)
V
IL
-0.3*
0.7
V
Input High Voltage(2.5V I/O)
V
IH
1.7
V
DD
+0.5**
V
3
V
SS
V
IH
V
SS-
1.0V
20% t
CYC
(MIN)
(V
DD
=3.3V+0.165V/-0.165V,V
DDQ
=3.3V+0.165/-0.165V or V
DD
=3.3V+0.165V/-0.165V,V
DDQ
=2.5V+0.4V/-0.125V, T
A
=0to70
°
C)
PARAMETER
TEST CONDITIONS
VALUE
Input Pulse Level(for 3.3V I/O)
0 to 3.0V
Input Pulse Level(for 2.5V I/O)
0 to 2.5V
Input Rise and Fall Time(Measured at 20% to 80% for 3.3V I/O)
1.0V/ns
Input Rise and Fall Time(Measured at 20% to 80% for 2.5V I/O)
1.0V/ns
Input and Output Timing Reference Levels for 3.3V I/O
1.5V
Input and Output Timing Reference Levels for 2.5V I/O
V
DDQ
/2
Output Load
See Fig. 1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| K7N401809B-QC20 | 128Kx36 & 256Kx18 Pipelined NtRAMTM |
| K7N403601B-QC13 | 128Kx36 & 256Kx18 Pipelined NtRAMTM |
| K7N403609B-QC20 | 128Kx36 & 256Kx18 Pipelined NtRAMTM |
| K7N403609B | 128Kx36 & 256Kx18 Pipelined NtRAMTM |
| K7N401809B | 128Kx36 & 256Kx18 Pipelined NtRAMTM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| K7N403609B | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Kx36 & 256Kx18 Pipelined NtRAMTM |
| K7N403609B_06 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Kx36 & 256Kx18 Pipelined NtRAM |
| K7N403609B-PC20000 | 制造商:Samsung SDI 功能描述:SRAM Chip Sync Quad 3.3V 4M-Bit 128K x 36 2.8ns 100-Pin TQFP 制造商:Samsung Semiconductor 功能描述:SRAM Chip Sync Quad 3.3V 4M-Bit 128K x 36 2.8ns 100-Pin TQFP |
| K7N403609B-QC20 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Kx36 & 256Kx18 Pipelined NtRAMTM |
| K7N403609B-QC25000 | 制造商:Samsung Semiconductor 功能描述:SRAM Chip Sync Quad 3.3V 4M-Bit 128K x 36 2.4ns 100-Pin TQFP Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。