
512Kx36 & 1Mx18 QDR
TM
b4 SRAM
- 4 -
Rev 1.0
July. 2002
K7Q163654A
K7Q161854A
PIN CONFIGURATIONS
(TOP VIEW)
K7Q163654A(512Kx36)
Notes:
1. * Checked pins are reserved for higher density address, i.e. 9A for 32Mb, 3A for 64Mb, 10A for 128Mb and 2A for 256Mb.
2. BW
0
controls write to D0:D8, BW
1
controls write to D9:D17, BW
2
controls write to D18:D26 and BW
3
controls write to D27:D35.
PIN NAME
1
2
3
4
5
6
7
8
9
10
11
A
NC
V
SS
/SA*
NC/SA*
W
BW
2
K
BW
1
R
NC/SA*
V
SS
/SA*
NC
B
Q27
Q18
D18
SA
BW
3
K
BW
0
SA
D17
Q17
Q8
C
D27
Q28
D19
V
SS
SA
NC
SA
V
SS
D16
Q7
D8
D
D28
D20
Q19
V
SS
V
SS
V
SS
V
SS
V
SS
Q16
D15
D7
E
Q29
D29
Q20
V
DDQ
V
SS
V
SS
V
SS
V
DDQ
Q15
D6
Q6
F
Q30
Q21
D21
V
DDQ
V
DD
V
SS
V
DD
V
DDQ
D14
Q14
Q5
G
D30
D22
Q22
V
DDQ
V
DD
V
SS
V
DD
V
DDQ
Q13
D13
D5
H
NC
V
REF
V
DDQ
V
DDQ
V
DD
V
SS
V
DD
V
DDQ
V
DDQ
V
REF
ZQ
J
D31
Q31
D23
V
DDQ
V
DD
V
SS
V
DD
V
DDQ
D12
Q4
D4
K
Q32
D32
Q23
V
DDQ
V
DD
V
SS
V
DD
V
DDQ
Q12
D3
Q3
L
Q33
Q24
D24
V
DDQ
V
SS
V
SS
V
SS
V
DDQ
D11
Q11
Q2
M
D33
Q34
D25
V
SS
V
SS
V
SS
V
SS
V
SS
D10
Q1
D2
N
D34
D26
Q25
V
SS
SA
SA
SA
V
SS
Q10
D9
D1
P
Q35
D35
Q26
SA
SA
C
SA
SA
Q9
D0
Q0
R
TDO
TCK
SA
SA
SA
C
SA
SA
SA
TMS
TDI
Notes:
1. C, C, K or K cannot be set to V
REF
voltage.
2. When ZQ pin is directly connected to V
DD
output impedance is set to minimum value
and it cannot be connected to ground or left unconnected.
3. Not connected to chip pad internally.
SYMBOL
PIN NUMBERS
DESCRIPTION
NOTES
K, K
6B, 6A
Input Clock
C, C
6P, 6R
Input Clocks for Output data
1
SA
4B,8B,5C,7C,5N-7N,4P,5P,7P,8P,3R-5R,7R-9R
Address Inputs
D0-35
10P,11N,11M,10K,11J,11G,10E,11D,11C,10N,9M,9L
9J,10G,9F,10D,9C,9B,3B,3C,2D,3F,2G,3J,3L,3M,2N
1C,1D,2E,1G,1J,2K,1M,1N,2P
Data Inputs
Q0-35
11P,10M,11L,11K,10J,11F,11E,10C,11B,9P,9N,10L
9K,9G,10F,9E,9D,10B,2B,3D,3E,2F,3G,3K,2L,3N
3P,1B,2C,1E,1F,2J,1K,1L,2M,1P
Data Outputs
W
4A
Write Control Pin
R
8A
Read Control Pin
BW
0
, BW
1,
BW
2
, BW
3
7B,7A,5A,5B
Byte Write Control Pin
V
REF
2H,10H
Input Reference Voltage
ZQ
11H
Output Driver Impedance Control
2
V
DD
5F,7F,5G,7G,5H,7H,5J,7J,5K,7K
Power Supply ( 2.5V )
V
DDQ
4E,8E,4F,8F,4G,8G,3H,4H,8H,9H,4J,8J,4K,8K,4L,8L
Output Power Supply( 1.5V or 1.8V )
V
SS
2A,10A,4C,8C,4D-8D,5E-7E,
6F,6G,6H,6J,6K,5L-7L,
Ground
TMS
10R
JTAG Test Mode Select
TDI
11R
JTAG Test Data Input
TCK
2R
JTAG Test Clock
TDO
1R
JTAG Test Data Output
NC
1A,3A,9A,11A,6C,1H
No Connect
3