參數(shù)資料
型號(hào): K7R640982M
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: 2Mx36 & 4Mx18 & 8Mx9 QDRTM II b2 SRAM
中文描述: 2Mx36
文件頁數(shù): 18/19頁
文件大小: 364K
代理商: K7R640982M
2Mx36 & 4Mx18 & 8Mx9 QDR
TM
II b2 SRAM
- 18 -
Rev 0.5
Oct. 2004
Preliminary
K7R643682M
K7R641882M
K7R640982M
JTAG DC OPERATING CONDITIONS
Note
: 1. The input level of SRAM pin is to follow the SRAM DC specification
.
Parameter
Symbol
Min
Typ
Max
Unit
Note
Power Supply Voltage
V
DD
1.7
1.8
1.9
V
Input High Level
V
IH
1.3
-
V
DD
+0.3
V
Input Low Level
V
IL
-0.3
-
0.5
V
Output High Voltage(I
OH
=-2mA)
V
OH
1.4
-
V
DD
V
Output Low Voltage(I
OL
=2mA)
V
OL
V
SS
-
0.4
V
JTAG TIMING DIAGRAM
JTAG AC Characteristics
Parameter
Symbol
Min
Max
Unit
Note
TCK Cycle Time
t
CHCH
50
-
ns
TCK High Pulse Width
t
CHCL
20
-
ns
TCK Low Pulse Width
t
CLCH
20
-
ns
TMS Input Setup Time
t
MVCH
5
-
ns
TMS Input Hold Time
t
CHMX
5
-
ns
TDI Input Setup Time
t
DVCH
5
-
ns
TDI Input Hold Time
t
CHDX
5
-
ns
SRAM Input Setup Time
t
SVCH
5
-
ns
SRAM Input Hold Time
t
CHSX
5
-
ns
Clock Low to Output Valid
t
CLQV
0
10
ns
JTAG AC TEST CONDITIONS
Note
: 1. See SRAM AC test output load on page 12.
Parameter
Symbol
Min
Unit
Note
Input High/Low Level
V
IH
/V
IL
1.3/0.5
V
Input Rise/Fall Time
TR/TF
1.0/1.0
ns
Input and Output Timing Reference Level
0.9
V
1
TCK
TMS
TDI
PI
(SRAM)
t
CHCH
t
MVCH
t
CHMX
t
CHCL
t
CLCH
t
DVCH
t
CHDX
t
CLQV
TDO
t
SVCH
t
CHSX
相關(guān)PDF資料
PDF描述
K7R641882M Electrical, Duct/Raceway (Trunking); RoHS Compliant: Yes
K7R643682M 2Mx36 & 4Mx18 & 8Mx9 QDRTM II b2 SRAM
K7R641884M 2Mx36 & 4Mx18 QDRTM II b4 SRAM
K7R643684M 2Mx36 & 4Mx18 QDRTM II b4 SRAM
K7 KS SERIES KEY SWITCHES
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
K7R640982M-EC25000 制造商:Samsung SDI 功能描述:
K7R640982MFC25000 制造商:Samsung Semiconductor 功能描述:
K7R640982M-FC25000 制造商:Samsung SDI 功能描述:SRAM Chip Sync Single 1.8V 72M-Bit 8M x 9-Bit 0.45ns 165-Pin FBGA
K7R641882M 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2Mx36 & 4Mx18 & 8Mx9 QDR II b2 SRAM
K7R641882M-EC20000 制造商:Samsung Semiconductor 功能描述: