- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374296 > K9F1608W0A- (SAMSUNG SEMICONDUCTOR CO. LTD.) 2M x 8 Bit NAND Flash Memory PDF資料下載
參數(shù)資料
| 型號： | K9F1608W0A- |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 2M x 8 Bit NAND Flash Memory |
| 中文描述： | 200萬× 8位NAND閃存 |
| 文件頁數(shù)： | 22/25頁 |
| 文件大?。?/td> | 443K |
| 代理商： | K9F1608W0A- |
K9F1608W0A-TCB0, K9F1608W0A-TIB0
FLASH MEMORY
22
Figure 8. Block Erase Operation
BLOCK ERASE
The Erase operation is done on a block(4K Byte) basis. Block address loading is accomplished in two cycles initiated by an Erase
Setup command(60H). Only address A
12
to A
20
is valid while A
8
to A
11
is ignored. The Erase Confirm command(D0H) following the
block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command
ensures that memory contents are not accidentally erased due to external noise conditions.
At the rising edge of WE after the erase confirm command input, the internal write controller handles erase, erase-verify and pulse
repetition where required. When the erase operation is complete, the Write Status Bit(I/O
0
) may be checked. Figure 8 details the
sequence.
60H
Block Add. : A
8
~ A
20
I/O
0 ~ 7
R/B
Address Input(2Cycle)
I/O
0
Pass
D0H
70H
Fail
t
BERS
READ STATUS
The device contains a Status Register which may be read to find out whether program or erase operation is complete, and whether
the program or erase operation is completed successfully. After writing 70H command to the command register, a read cycle outputs
the contents of the Status Register to the I/O pins on the falling edge of CE or RE, whichever occurs last. This two line control allows
the system to poll the progress of each device in multiple memory connections even when R/B pins are common-wired. RE or CE
does not need to be toggled for updated status. Refer to table 2 for specific Status Register definitions. The command register
remains in Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random read
cycle, a read command(00H or 50H) should be given before sequential page read cycle.
SR
Status
Definition
I/O
0
Program / Erase
"0" : Successful Program / Erase
"1" : Error in Program / Erase
I/O
1
Reserved for Future
Use
"0"
I/O
2
"0"
I/O
3
"0"
I/O
4
"0"
I/O
5
"0"
I/O
6
Device Operation
"0" : Busy "1" : Ready
I/O
7
Write Protect
"0" : Protected "1" : Not Protected
Table2. Status Register Definition
相關PDF資料 |
PDF描述 |
|---|---|
| K9F1608W0A-TCB0 | TV 128C 128#22D SKT RECP |
| K9F1608W0A-TIB0 | TV 37C 37#16 PIN RECP |
| K9F1G08Q0A | FLASH MEMORY |
| K9F1G08U0A | FLASH MEMORY |
| K9F1G08Q0M-YIB0 | 1Gb Gb 1.8V NAND Flash Errata |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| K9F1608W0A-TCB0 | 制造商:SAMSG 功能描述: |
| K9F1608W0A-TIB0 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 8 Bit NAND Flash Memory |
| K9F1G08B0C-PCB0T00 | 制造商:Samsung Semiconductor 功能描述:1GB SLC NORMAL X8 FBGA - Trays |
| K9F1G08D0M | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128M x 8 Bit / 64M x 16 Bit NAND Flash Memory |
| K9F1G08Q0A | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:FLASH MEMORY |
發(fā)布緊急采購，3分鐘左右您將得到回復。