- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄374354 > KM416S1021CT-GS (SAMSUNG SEMICONDUCTOR CO. LTD.) 512K x 16Bit x 2 Banks Synchronous DRAM with SSTL interface PDF資料下載
參數(shù)資料
| 型號(hào)： | KM416S1021CT-GS |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 512K x 16Bit x 2 Banks Synchronous DRAM with SSTL interface |
| 中文描述： | 為512k × 16 × 2銀行同步DRAM接口的薩里衛(wèi)星技術(shù)有限公司 |
| 文件頁(yè)數(shù)： | 1/8頁(yè) |
| 文件大?。?/td> | 78K |
| 代理商： | KM416S1021CT-GS |
KM416S1021C
REV. 1. May '98
CMOS SDRAM
Preliminary
The KM416S1021C is 16,777,216 bits synchronous high data
rate Dynamic RAM organized as 2 x 524,288 words by 16 bits,
fabricated with SAMSUNG
′
s high performance CMOS technol-
ogy. Synchronous design allows precise cycle control with the
use of system clock I/O transactions are possible on every clock
cycle. Range of operating frequencies, programmable burst
length and programmable latencies allow the same device to be
useful for a variety of high bandwidth, high performance mem-
ory system applications.
JEDEC standard 3.3V power supply
SSTL_3 (Class II) compatible with multiplexed address
Dual banks operation
MRS cycle with address key programs
- CAS latency (2 & 3)
- Burst length (1, 2, 4, 8 & Full page)
- Burst type (Sequential & Interleave)
All inputs are sampled at the positive going edge of the system
clock.
Burst read single-bit write operation
DQM for masking
Auto & self refresh
64ms refresh period (4K cycle)
GENERAL DESCRIPTION
FEATURES
FUNCTIONAL BLOCK DIAGRAM
512K x 16Bit x 2 Banks Synchronous DRAM with SSTL interface
Samsung Electronics reserves the right to
change products or specification without
notice.
*
Bank Select
Data Input Register
512K x 16
512K x 16
S
O
I
Column Decoder
Latency & Burst Length
Programming Register
A
R
R
R
C
L
L
LCKE
LRAS
LCBR
LWE
LDQM
CLK
CKE
CS
RAS
CAS
WE
L(U)DQM
LWE
LDQM
DQi
CLK
ADD
LCAS
LWCBR
Timing Register
ORDERING INFORMATION
* KM416S1021CT-GS : CL=2 only
Part No.
Max Freq.
143MHz
100MHz(CL=2)
125MHz
Interface
Package
KM416S1021CT-G7
KM416S1021CT-GS
KM416S1021CT-G8
SSTL_3
(Class II)
54
TSOP(II)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KM416S1120D | 512K x 16bit x 2 Banks Synchronous DRAM LVTTL |
| KM416S16230A | 4M x 16Bit x 4 Banks Synchronous DRAM(4M x 16位 x4組同步動(dòng)態(tài)RAM) |
| KM416S4030C | 1M x 16Bit x 4 Banks Synchronous DRAM |
| KM416S4030CT-F10 | 1M x 16Bit x 4 Banks Synchronous DRAM |
| KM416S4030CT-F7 | 1M x 16Bit x 4 Banks Synchronous DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KM416S1120D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:512K x 16bit x 2 Banks Synchronous DRAM LVTTL |
| KM416S1120DT-G/F10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:512K x 16bit x 2 Banks Synchronous DRAM LVTTL |
| KM416S1120DT-G/F6 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512K x 16bit x 2 Banks Synchronous DRAM LVTTL |
| KM416S1120DT-G/F7 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512K x 16bit x 2 Banks Synchronous DRAM LVTTL |
| KM416S1120DT-G/F8 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:512K x 16bit x 2 Banks Synchronous DRAM LVTTL |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。