參數(shù)資料
型號(hào): KM48C8000B
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: 8M x 8bit CMOS Dynamic RAM with Fast Page Mode(8M x 8位CMOS 動(dòng)態(tài)RAM(帶快速頁(yè)模式))
中文描述: 8米× 8位的快速頁(yè)面模式的CMOS動(dòng)態(tài)RAM(8米× 8位的CMOS動(dòng)態(tài)隨機(jī)存儲(chǔ)器(帶快速頁(yè)模式))
文件頁(yè)數(shù): 8/20頁(yè)
文件大?。?/td> 320K
代理商: KM48C8000B
KM48C8000B,
KM48C8100B
CMOS DRAM
NOTES
An initial pause of 200us is required after power-up followed by any 8 RAS-only refresh or CAS-before-RAS refresh cycles
before proper device operation is achieved.
V
IH
(min) and V
IL
(max) are reference levels for measuring timing of input signals. Transition times are measured between
V
IH
(min) and V
IL
(max) and are assumed to be 5ns for all inputs.
Measured with a load equivalent to 2 TTL load and 100pF.
Operation within the
t
RCD
(max) limit insures that
t
RAC
(max) can be met.
t
RCD
(max) is specified as a reference point only.
If
t
RCD
is greater than the specified
t
RCD
(max) limit, then access time is controlled exclusively by
t
CAC
.
Assumes that
t
RCD
t
RCD
(max).
t
OFF
(min)and
t
OEZ
(max) define the time at which the output achieves the open circuit condition and are not referenced V
oh
or V
ol
.
t
WCS
,
t
RWD
,
t
CWD
and
t
AWD
are non restrictive operating parameters. They are included in the data sheet as electrical char-
acteristics only. If
t
WCS
t
WCS
(min), the cycle is an early write cycle and the data output will remain high impedance for the
duration of the cycle. If
t
CWD
t
CWD
(min),
t
RWD
t
RWD
(min) and
t
AWD
t
AWD
(min), then the cycle is a read-modify-write cycle
and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the
condition of the data out is indeterminate.
Either
t
RCH
or
t
RRH
must be satisfied for a read cycle.
These parameters are referenced to CAS falling edge in early write cycles and to W falling edge in read-modify-write cycles.
Operation within the
t
RAD
(max) limit insures that
t
RAC
(max) can be met.
t
RAD
(max) is specified as a reference point only.
If
t
RAD
is greater than the specified
t
RAD
(max) limit, then access time is controlled by
t
AA
.
These specifications are applied in the test mode.
In test mode read cycle, the value of
t
RAC
,
t
AA
,
t
CAC
is delayed by 2ns to 5ns for the specified values. These parameters
should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
If
t
RASS
100us, then RAS precharge time must use
t
RPS
instead of
t
RP
.
For RAS-only refresh and burst CAS-before-RAS refresh mode, 4096(4K/8K) cycles of burst refresh must be executed within
64ms before and after self refresh, in order to meet refresh specification.
For distributed CAS-before-RAS with 15.6us interval CAS-before-RAS refresh should be executed with in 15.6us immedi-
ately before and after self refresh in order to meet refresh specification.
5.
6.
7.
8.
9.
10.
11.
12.
13.
14.
1.
2.
3.
4.
15.
相關(guān)PDF資料
PDF描述
KM48C8104B 8M x 8bit CMOS Dynamic RAM with Extended Data Out(8M x 8位CMOS 動(dòng)態(tài)RAM(帶擴(kuò)展數(shù)據(jù)輸出))
KM48S16030A 128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTL
KM48S16030B 128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTL
KM48S16030 4M x 8Bit x 4 Banks Synchronous DRAM
KM48S32230A 8M x 8Bit x 4 Banks Synchronous DRAM(8M x 8位 x 4組同步動(dòng)態(tài)RAM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KM48C8004B 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:8M x 8bit CMOS Dynamic RAM with Extended Data Out
KM48C8100AS-60 制造商:Samsung Semiconductor 功能描述:
KM48C8104B 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:8M x 8bit CMOS Dynamic RAM with Extended Data Out
KM-48F 50UA DC 制造商:Fujita Electric 功能描述:
KM-48F 0-50MV DC 制造商:Fujita Electric 功能描述: