- 您現(xiàn)在的位置：買賣IC網 > PDF目錄374356 > KM48S16030 (SAMSUNG SEMICONDUCTOR CO. LTD.) 4M x 8Bit x 4 Banks Synchronous DRAM PDF資料下載
參數(shù)資料
| 型號： | KM48S16030 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 4M x 8Bit x 4 Banks Synchronous DRAM |
| 中文描述： | 4米× 8位× 4銀行同步DRAM |
| 文件頁數(shù)： | 10/10頁 |
| 文件大?。?/td> | 116K |
| 代理商： | KM48S16030 |
KM48S16030
CMOS SDRAM
REV. 2 Mar. '98
Preliminary
SIMPLIFIED TRUTH TABLE
(V=Valid, X=Don
′
t Care, H=Logic High, L=Logic Low)
Note :
COMMAND
CKEn-1
CKEn
CS
RAS
CAS
WE
DQM
BA
0,1
A
10
/AP
A
11,
A
9
~ A
0
Note
Register
Mode Register Set
H
X
L
L
L
L
X
OP CODE
1, 2
Refresh
Auto Refresh
H
H
L
L
L
H
X
X
3
Self
Refresh
Entry
L
3
Exit
L
H
L
H
H
H
X
X
3
H
X
X
X
3
Bank Active & Row Addr.
H
X
L
L
H
H
X
V
Row Address
Read &
Column Address
Auto Precharge Disable
H
X
L
H
L
H
X
V
L
Column
Address
(A
0
~A
9
)
4
Auto Precharge Enable
H
4, 5
Write &
Column Address
Auto Precharge Disable
H
X
L
H
L
L
X
V
L
Column
Address
(A
0
~A
9
)
4
Auto Precharge Enable
H
4, 5
Burst Stop
H
X
L
H
H
L
X
X
6
Precharge
Bank Selection
H
X
L
L
H
L
X
V
L
X
All Banks
X
H
Clock Suspend or
Active Power Down
Entry
H
L
H
X
X
X
X
X
L
V
V
V
Exit
L
H
X
X
X
X
X
Precharge Power Down Mode
Entry
H
L
H
X
X
X
X
X
L
H
H
H
Exit
L
H
H
X
X
X
X
L
V
V
V
DQM
H
V
X
7
No Operation Command
H
X
H
X
X
X
X
X
L
H
H
H
1. OP Code : Operand Code
A
0
~ A
11
& BA
0
~ BA
1
: Program keys. (@MRS)
2. MRS can be issued only at all banks precharge state.
A new command can be issued after 2 CLK cycles of MRS.
3. Auto refresh functions are as same as CBR refresh of DRAM.
The automatical precharge without row precharge command is meant by "Auto".
Auto/self refresh can be issued only at all banks precharge state.
4. BA
0
~ BA
1
: Bank select addresses.
If both BA
0
and BA
1
are "Low" at read, write, row active and precharge, bank A is selected.
If both BA
0
is "Low" and BA
1
is "High" at read, write, row active and precharge, bank B is selected.
If both BA
0
is "High" and BA
1
is "Low" at read, write, row active and precharge, bank C is selected.
If both BA
0
and BA
1
are "High" at read, write, row active and precharge, bank D is selected.
If A
10
/AP is "High" at row precharge, BA
0
and BA
1
is ignored and all banks are selected.
5. During burst read or write with auto precharge, new read/write command can not be issued.
Another bank read/write command can be issued after the end of burst.
New row active of the assoiated bank can be issued at t
RP
after the end of burst.
6. Burst stop command is valid at every burst length.
7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0),
but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)
X
相關PDF資料 |
PDF描述 |
|---|---|
| KM48S32230A | 8M x 8Bit x 4 Banks Synchronous DRAM(8M x 8位 x 4組同步動態(tài)RAM) |
| KM48S8030B | 2M x 8Bit x 4 Banks Synchronous DRAM(2M x 8位 x 4組同步動態(tài)RAM) |
| KM48V514D | 512K x 8Bit CMOS Dynamic RAM with Extended Data Out(高速512K x 8位 CMOS 動態(tài)RAM(帶擴展數(shù)據輸出)) |
| KM48V8100B | 8M x 8Bit CMOS Dynamic RAM with Fast Page Mode(8M x 8位 CMOS 動態(tài)RAM(帶快速頁模式)) |
| KM48V8000B | 8M x 8Bit CMOS Dynamic RAM with Fast Page Mode(8M x 8位 CMOS 動態(tài)RAM(帶快速頁模式)) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| KM48S16030A | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTL |
| KM48S16030AT-G/F10 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTL |
| KM48S16030AT-G/F8 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTL |
| KM48S16030AT-G/FA | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTL |
| KM48S16030AT-G/FH | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTL |
發(fā)布緊急采購，3分鐘左右您將得到回復。