- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374356 > KM48S16030 (SAMSUNG SEMICONDUCTOR CO. LTD.) 4M x 8Bit x 4 Banks Synchronous DRAM PDF資料下載
參數(shù)資料
| 型號： | KM48S16030 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 4M x 8Bit x 4 Banks Synchronous DRAM |
| 中文描述： | 4米× 8位× 4銀行同步DRAM |
| 文件頁數(shù)： | 5/10頁 |
| 文件大?。?/td> | 116K |
| 代理商： | KM48S16030 |
KM48S16030
CMOS SDRAM
REV. 2 Mar. '98
Preliminary
AC OPERATING TEST CONDITIONS
(VDD = 3.3V
±
0.3V, T
A
= 0 to 70
°
C)
Parameter
Value
Unit
Input levels (Vih/Vil)
2.4 / 0.4
V
Input timing measurement reference level
1.4
V
Input rise and fall time
tr / tf = 1 / 1
ns
Output timing measurement reference level
1.4
V
Output load condition
See Fig. 2
3.3V
1200
870
Output
50pF
V
OH
(DC) = 2.4V, I
OH
= -2mA
V
OL
(DC) = 0.4V, I
OL
= 2mA
Vtt=1.4V
50
Output
50pF
Z0=50
(Fig. 2) AC Output Load Circuit
(Fig. 1) DC Output Load Circuit
OPERATING AC PARAMETER
(AC operating conditions unless otherwise noted)
Parameter
Symbol
Version
Unit
Note
-8
-H
-L
-10
Row active to row active delay
t
RRD(min)
16
20
20
20
ns
1
RAS to CAS delay
t
RCD(min)
20
20
20
24
ns
1
Row precharge time
t
RP(min)
20
20
20
24
ns
1
Row active time
t
RAS(min)
48
50
50
50
ns
1
t
RAS(max)
100
us
Row cycle time
t
RC(min)
68
70
70
80
ns
1
Last data in to row precharge
t
RDL(min)
8
10
10
12
ns
2
Last data in to new col. address delay
t
CDL(min)
1
CLK
2
Last data in to burst stop
t
BDL(min)
1
CLK
2
Col. address to col. address delay
t
CCD(min)
1
CLK
3
Number of valid
output data
CAS latency=3
2
ea
4
CAS latency=2
1
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time
and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.
Note :
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KM48S32230A | 8M x 8Bit x 4 Banks Synchronous DRAM(8M x 8位 x 4組同步動態(tài)RAM) |
| KM48S8030B | 2M x 8Bit x 4 Banks Synchronous DRAM(2M x 8位 x 4組同步動態(tài)RAM) |
| KM48V514D | 512K x 8Bit CMOS Dynamic RAM with Extended Data Out(高速512K x 8位 CMOS 動態(tài)RAM(帶擴展數(shù)據(jù)輸出)) |
| KM48V8100B | 8M x 8Bit CMOS Dynamic RAM with Fast Page Mode(8M x 8位 CMOS 動態(tài)RAM(帶快速頁模式)) |
| KM48V8000B | 8M x 8Bit CMOS Dynamic RAM with Fast Page Mode(8M x 8位 CMOS 動態(tài)RAM(帶快速頁模式)) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KM48S16030A | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTL |
| KM48S16030AT-G/F10 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTL |
| KM48S16030AT-G/F8 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTL |
| KM48S16030AT-G/FA | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTL |
| KM48S16030AT-G/FH | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128Mbit SDRAM 4M x 8Bit x 4 Banks Synchronous DRAM LVTTL |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。