- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374356 > KM48S8030B (SAMSUNG SEMICONDUCTOR CO. LTD.) 2M x 8Bit x 4 Banks Synchronous DRAM(2M x 8位 x 4組同步動(dòng)態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號(hào)： | KM48S8030B |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 2M x 8Bit x 4 Banks Synchronous DRAM(2M x 8位 x 4組同步動(dòng)態(tài)RAM) |
| 中文描述： | 200萬(wàn)× 8位× 4銀行同步DRAM（2米× 8位× 4組同步動(dòng)態(tài)RAM）的 |
| 文件頁(yè)數(shù)： | 2/43頁(yè) |
| 文件大小： | 625K |
| 代理商： | KM48S8030B |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)
KM48S8030B
CMOS SDRAM
REV. 6 June '98
The KM48S8030B is 67,108,864 bits synchronous high data
rate Dynamic RAM organized as 4 x 2,097,152 words by 8 bits,
fabricated with SAMSUNG
′
s high performance CMOS technol-
ogy. Synchronous design allows precise cycle control with the
use of system clock I/O transactions are possible on every clock
cycle. Range of operating frequencies, programmable burst
length and programmable latencies allow the same device to be
useful for a variety of high bandwidth, high performance mem-
ory system applications.
JEDEC standard 3.3V power supply
LVTTL compatible with multiplexed address
Four banks operation
MRS cycle with address key programs
-. CAS latency (2 & 3)
-. Burst length (1, 2, 4, 8 & Full page)
-. Burst type (Sequential & Interleave)
All inputs are sampled at the positive going edge of the system
clock
Burst read single-bit write operation
DQM for masking
Auto & self refresh
64ms refresh period (4K cycle)
GENERAL DESCRIPTION
FEATURES
FUNCTIONAL BLOCK DIAGRAM
2M x 8Bit x 4 Banks Synchronous DRAM
ORDERING INFORMATION
Part No.
Max Freq.
125MHz
100MHz
100MHz
100MHz
Interface Package
KM48S8030BT-G/F8
KM48S8030BT-G/FH
KM48S8030BT-G/FL
KM48S8030BT-G/F10
LVTTL
54
TSOP(II)
Samsung Electronics reserves the right to
change products or specification without
notice.
*
Bank Select
Data Input Register
2M x 8
2M x 8
S
O
I
Column Decoder
Latency & Burst Length
Programming Register
A
R
R
R
C
L
L
LCKE
LRAS
LCBR
LWE
LDQM
CLK
CKE
CS
RAS
CAS
WE
DQM
LWE
LDQM
DQi
CLK
ADD
LCAS
LWCBR
2M x 8
2M x 8
Timing Register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KM48V514D | 512K x 8Bit CMOS Dynamic RAM with Extended Data Out(高速512K x 8位 CMOS 動(dòng)態(tài)RAM(帶擴(kuò)展數(shù)據(jù)輸出)) |
| KM48V8100B | 8M x 8Bit CMOS Dynamic RAM with Fast Page Mode(8M x 8位 CMOS 動(dòng)態(tài)RAM(帶快速頁(yè)模式)) |
| KM48V8000B | 8M x 8Bit CMOS Dynamic RAM with Fast Page Mode(8M x 8位 CMOS 動(dòng)態(tài)RAM(帶快速頁(yè)模式)) |
| KM6161000B | 64K x16 Bit Low Power CMOS Static RAM(64K x16位低功耗 CMOS 靜態(tài)RAM) |
| KM6161002A | 64K x 16 Bit High-Speed CMOS Static RAM(64K x 16位高速CMOS 靜態(tài)RAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KM48S8030C | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 8Bit x 4 Banks Synchronous DRAM |
| KM48S8030CT-G/FA | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 8Bit x 4 Banks Synchronous DRAM |
| KM48S8030D | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64Mbit SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM LVTTL |
| KM48V2000B | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 8Bit CMOS Dynamic RAM with Fast Page Mode |
| KM48V2100B | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 8Bit CMOS Dynamic RAM with Fast Page Mode |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。