- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384586 > L6740L (意法半導體) Hybrid controller (4+1) for AMD SVID and PVID processors PDF資料下載
參數(shù)資料
| 型號： | L6740L |
| 廠商： | 意法半導體 |
| 英文描述： | Hybrid controller (4+1) for AMD SVID and PVID processors |
| 中文描述： | 混合控制器（4 1對AMD SVID和PVID）處理器 |
| 文件頁數(shù)： | 16/44頁 |
| 文件大?。?/td> | 657K |
| 代理商： | L6740L |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Hybrid CPU support and CPU_TYPE detection
L6740L
16/44
5
Hybrid CPU support and CPU_TYPE detection
L6740L is able to detect the type of the CPU-core connected and to configure itself
accordingly. At system Start-up, on the rising-edge of the EN signal, the device monitors the
status of VID1 and configures the PVI mode (VID1 = 1) or SVI mode (VID1 = 0).
When in PVI mode, L6740L uses the information available on the VID[0: 5] bus to address
the CORE Section output voltage according to
Table 6
. NB Section is kept in HiZ mode.
When in SVI mode, L6740L ignores the information available on VID0, VID4 and VID5 and
uses VID2 and VID3 as a SVI bus addressing the CORE and NB Sections according to the
SVI protocol.
Caution:
To avoid any risk of errors in CPU type detection (i.e. detecting SVI CPU when PVI CPU is
installed on the socket and viceversa), it is reccomended to carefully control the start-up
sequencing of the system hosting L6740L in order to ensure than on the EN rising-edge,
VID1 is in valid and correct state.
5.1
PVI - parallel interface
PVI is a 6-bit-wide parallel interface used to address the CORE Section reference.
According to the selected code, the device sets the CORE Section reference and regulates
its output voltage as reported into
Table 6
.
NB Section is always kept in HiZ; no activity is performed on this section. Furthermore,
PWROK information is ignored as well since the signal only applies to the SVI protocol.
5.2
PVI start-up
Once the PVI mode has been detected, the device uses the whole code available on the
VID[0:5] lines to define the reference for the CORE section. NB Section is kept in HiZ. Soft-
Start to the programmed reference is performed regardless of the state of PWROK.
See
Section 6.10
for details about Soft-Start.
Figure 6.
System start-up: SVI (to Metal-VID; left) and PVI (right)
相關PDF資料 |
PDF描述 |
|---|---|
| L6740LTR | Hybrid controller (4+1) for AMD SVID and PVID processors |
| L6741 | High current MOSFET driver |
| L6741TR | High current MOSFET driver |
| L6743 | High current MOSFET driver |
| L6743Q | High current MOSFET driver |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| L6740LTR | 功能描述:DC/DC 開關控制器 Hybrid controller RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風格: 封裝 / 箱體:CPAK |
| L6741 | 功能描述:功率驅動器IC SnglPphase Dual MOSFET Driver RoHS:否 制造商:Micrel 產品:MOSFET Gate Drivers 類型:Low Cost High or Low Side MOSFET Driver 上升時間: 下降時間: 電源電壓-最大:30 V 電源電壓-最小:2.75 V 電源電流: 最大功率耗散: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Tube |
| L6741TR | 功能描述:功率驅動器IC SnglPphase Dual MOSFET Driver RoHS:否 制造商:Micrel 產品:MOSFET Gate Drivers 類型:Low Cost High or Low Side MOSFET Driver 上升時間: 下降時間: 電源電壓-最大:30 V 電源電壓-最小:2.75 V 電源電流: 最大功率耗散: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Tube |
| L6743 | 功能描述:功率驅動器IC SnglPphase Dual MOSFET Driver RoHS:否 制造商:Micrel 產品:MOSFET Gate Drivers 類型:Low Cost High or Low Side MOSFET Driver 上升時間: 下降時間: 電源電壓-最大:30 V 電源電壓-最小:2.75 V 電源電流: 最大功率耗散: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Tube |
| L6743_08 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:High current MOSFET driver |
發(fā)布緊急采購，3分鐘左右您將得到回復。