- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384586 > L6740LTR (意法半導(dǎo)體) Hybrid controller (4+1) for AMD SVID and PVID processors PDF資料下載
參數(shù)資料
| 型號： | L6740LTR |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | Hybrid controller (4+1) for AMD SVID and PVID processors |
| 中文描述： | 混合控制器（4 1對AMD SVID和PVID）處理器 |
| 文件頁數(shù)： | 23/44頁 |
| 文件大?。?/td> | 657K |
| 代理商： | L6740LTR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
L6740L
Output voltage positioning
23/44
6
Output voltage positioning
Output voltage positioning is performed by selecting the controller operative-mode (
SVI, PVI
and
V_FIX
) and by programming the Droop Function and Offset to the reference of both the
sections (See
Figure 9
). The controller reads the current delivered by each Section by
monitoring the voltage drop across the Low-Side MOSFET for NB Section or DCR Inductors
for CORE Section. The current (I
DROOP
/ I
DROOP_NB
) sourced from the DROOP /
NB_DROOP pin, directly proportional to the read current, causes the related section output
voltage to vary according to the external R
FB
/ R
FB_NB
resistor so implementing the desired
load-line effect. The current (I
OS
/ I
OS_NB
) programmed through the OS / NB_OS pins is
sunk from the FB / NB_FB pins causing the output voltage to be offset according to the
resistance R
FB
/ R
FB_NB
connected.
L6740L embeds a dual Remote-Sense Buffer to sense remotely the regulated voltage of
each Section without any additional external components. In this way, the output voltage
programmed is regulated compensating for board and socket losses. Keeping the sense
traces parallel and guarded by a power plane results in common mode coupling for any
picked-up noise.
Both DROOP and OFFSET function can be disabled: see
Section 6.3
and
Section 6.4
for
details about CORE Section and
Section 6.6
and
Section 6.7
for details about NB Section.
In case DROOP effect is not desired, the current information sourced from the DROOP pin
may be used to implement a Load Indicator as reported in
Section 6.3
and
Section 6.6
.
Figure 9.
Voltage positioning
1.2V
R
OS
OS
CORE_REFERENCE
FB
COMP
VSEN
FBG
R
F
C
F
R
FB
To VDD_CORE
I
D
-
O
I
O
DROOP
CORE Protection
Monitor
from DAC...
1.2V
R
OS_NB
NB_OS
NB_REFERENCE
NB_FB
NB_COMP
NB_VSEN
NB_FBG
R
F_NB
C
F_NB
R
FB_NB
To VDD_NB
(Remote Sense)
I
D
I
O
I
O
NB_DROOP
NB Protection
Monitor
from DAC...
C
V
N
V
R
FB_COMP
R
FB_COMP_NB
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| L6741 | High current MOSFET driver |
| L6741TR | High current MOSFET driver |
| L6743 | High current MOSFET driver |
| L6743Q | High current MOSFET driver |
| L6919E | 5 BIT PROGRAMMABLE DUAL-PHASE CONTROLLER WITH DYNAMIC VID MANAGEMENT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| L6741 | 功能描述:功率驅(qū)動器IC SnglPphase Dual MOSFET Driver RoHS:否 制造商:Micrel 產(chǎn)品:MOSFET Gate Drivers 類型:Low Cost High or Low Side MOSFET Driver 上升時(shí)間: 下降時(shí)間: 電源電壓-最大:30 V 電源電壓-最小:2.75 V 電源電流: 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Tube |
| L6741TR | 功能描述:功率驅(qū)動器IC SnglPphase Dual MOSFET Driver RoHS:否 制造商:Micrel 產(chǎn)品:MOSFET Gate Drivers 類型:Low Cost High or Low Side MOSFET Driver 上升時(shí)間: 下降時(shí)間: 電源電壓-最大:30 V 電源電壓-最小:2.75 V 電源電流: 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Tube |
| L6743 | 功能描述:功率驅(qū)動器IC SnglPphase Dual MOSFET Driver RoHS:否 制造商:Micrel 產(chǎn)品:MOSFET Gate Drivers 類型:Low Cost High or Low Side MOSFET Driver 上升時(shí)間: 下降時(shí)間: 電源電壓-最大:30 V 電源電壓-最小:2.75 V 電源電流: 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Tube |
| L6743_08 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:High current MOSFET driver |
| L6743B | 功能描述:功率驅(qū)動器IC Hi-current MOSFET Driver RoHS:否 制造商:Micrel 產(chǎn)品:MOSFET Gate Drivers 類型:Low Cost High or Low Side MOSFET Driver 上升時(shí)間: 下降時(shí)間: 電源電壓-最大:30 V 電源電壓-最小:2.75 V 電源電流: 最大功率耗散: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。